CN102087509B - Integrated circuit and control method thereof - Google Patents

Integrated circuit and control method thereof Download PDF

Info

Publication number
CN102087509B
CN102087509B CN 201010528592 CN201010528592A CN102087509B CN 102087509 B CN102087509 B CN 102087509B CN 201010528592 CN201010528592 CN 201010528592 CN 201010528592 A CN201010528592 A CN 201010528592A CN 102087509 B CN102087509 B CN 102087509B
Authority
CN
China
Prior art keywords
mentioned
subordinate
pin
master
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN 201010528592
Other languages
Chinese (zh)
Other versions
CN102087509A (en
Inventor
陈庆宇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Via Technologies Inc
Original Assignee
Via Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Technologies Inc filed Critical Via Technologies Inc
Priority to CN 201010528592 priority Critical patent/CN102087509B/en
Publication of CN102087509A publication Critical patent/CN102087509A/en
Application granted granted Critical
Publication of CN102087509B publication Critical patent/CN102087509B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The invention relates to an integrated circuit and a control method thereof. The integrated circuit is used for controlling a plurality of secondary elements, wherein each secondary element is provided with a clock pulse input pin, a data input pin and an address selection pin, the integrated circuit comprises a processing unit and a controller, the processing unit provides information to be sent to at least one secondary element of the plurality of secondary elements, and the controller is coupled to the processing unit and used for providing the information to the clock pulse input pin and the data input pin of each secondary element according to an internal integrated circuit bus protocol and providing a selection signal to the address selection pin of at least one secondary element according to the information. The invention can rapidly control the plurality of secondary elements.

Description

Integrated circuit and control method thereof
Technical field
The present invention is particularly to control the integrated circuit of a plurality of subordinate elements relevant for integrated circuit.
Background technology
Internal integrated circuit (Inter Integrated Circuit, I2C) bus is the string type transfer bus standard that Philip (PHILIPS) company develops, be used as a kind of communication agreement between the integrated circuit, for example microcontroller and peripherals thereof.Generally speaking, master control (Master) element that is positioned on the internal integrate circuit bus can send first the exclusive subordinate element addresses of receiving end, wants to link up with which subordinate (Slave) element in order to represent master element.Then, master element just can be sent data, only has this subordinate element meeting receive data this moment.Therefore, master element can be inquired about and control each subordinate element.Yet when the quantity of subordinate element increased, master element need to be controlled each subordinate element with the more time.
Summary of the invention
The invention provides a kind of integrated circuit, in order to control a plurality of subordinate elements, wherein each above-mentioned subordinate element has clock pulse input pin, data input pin and an address selection pin.Said integrated circuit comprises: a processing unit, and in order to being provided, tendency to develop delivers to an information of at least one the subordinate element in above-mentioned a plurality of subordinate element; And, one controller, be coupled to above-mentioned processing unit, in order to according to internal integrated circuit (Inter Integrated Circuit, I2C) bus protocol and above-mentioned clock pulse input pin and the above-mentioned data input pin of above-mentioned information to each above-mentioned subordinate element is provided, and provide one to select signal to the address above mentioned of above-mentioned at least one subordinate element to select pin according to above-mentioned information.
Moreover, the invention provides a kind of control method, be applicable to control an integrated circuit of a plurality of subordinate elements, wherein each above-mentioned subordinate element has clock pulse input pin, data input pin and an address selection pin.Above-mentioned control method comprises: receive the information that one or more subordinate element in above-mentioned a plurality of subordinate element is delivered in tendency to develop; According to internal integrated circuit (I2C) bus protocol, provide above-mentioned clock pulse input pin and the above-mentioned data input pin of above-mentioned information to each above-mentioned subordinate element; And, according to above-mentioned information, provide one to select signal to the address above mentioned of above-mentioned one or more subordinate element to select pin.
The present invention can control a plurality of subordinate elements rapidly.
Description of drawings
Fig. 1 shows the application schematic diagram that different sound channels are provided with integrated circuit;
Fig. 2 shows the application schematic diagram that different sound channels are provided with another integrated circuit;
Fig. 3 shows the application schematic diagram according to the described integrated circuit of one embodiment of the invention, and it can provide different sound channels by controlling a plurality of subordinate elements;
Fig. 4 shows according to the described control method that is applicable to an integrated circuit of one embodiment of the invention.
Embodiment
For above and other purpose of the present invention, feature and advantage can be become apparent, cited below particularlyly go out preferred embodiment, and cooperate appended graphicly, be described in detail below.
Embodiment:
Fig. 1 shows the application schematic diagram that different sound channels are provided with integrated circuit 100.In Fig. 1, integrated circuit 100 can be used as master control (Master) element and controls four stereo digital/analog converters (Digital to Analog Converter, DAC) 110A-110D, be that digital/analog converter 110A-110D is subordinate (slave) element, in order to the effect of 7.1 sound channels is provided.For example, digital/analog converter 110A-110D can provide respectively preposition sound channel, surround channel, central authorities/low frequency special efficacy sound channel and side ring around different sound channels such as sound channels.In Fig. 1, integrated circuit 100 can be linked up by internal integrated circuit (I2C) bus protocol and peripheral subordinate element.For instance, for integrated circuit 100, each digital/analog converter 110A-110D has subordinate element addresses separately.Therefore, by serial clock pulse line (Serial Clock Line, SCL) signal and serial data address (Serial Data Address, SDA) signal, integrated circuit 100 can transmit the subordinate element addresses corresponding to the digital/analog converter of wish control, so that addressing is to this digital/analog converter, and then this digital/analog converter controlled.When supposing that digital/analog converter 110A-110D is the integrated circuit of same model, integrated circuit 100 still can't while control figure/analog converter 110A-110D.For example, the whole digital/analog converter 110A-110D of simultaneously activation of integrated circuit 100.In other words, although integrated circuit 100 can come activation digital/analog converter 110A-110D with identical steering order, yet because digital/analog converter 110A-110D has respectively different subordinate element addresses, therefore integrated circuit 100 still needs sequentially to transmit identical activation instruction to digital/analog converter 110A-110D by different subordinate element addresses, in order to respectively digital/analog converter 110A-110D is controlled.
Fig. 2 shows the application schematic diagram that different sound channels are provided with another integrated circuit 200.In Fig. 2, digital/analog converter 210A-210D is particular element, and it can have different subordinate element addresses and can select pin SADDR to set by element addresses.For instance, if when the element addresses of digital/analog converter selected pin SADDR to be set to logic level " 0 ", the subordinate element addresses that then can set this digital/analog converter was ADD0.Otherwise, if when the element addresses of digital/analog converter selected pin SADDR to be set to logic level " 1 ", the subordinate element addresses that then can set this digital/analog converter was ADD1.As shown in Fig. 2, integrated circuit 200 comprises processing unit 220, demoder 230 and two internal integrated circuit interface units 240 and 250.Internal integrated circuit interface unit 240 can provide serial data signal SDA0 and serial clock signal SCL0 data input pin SDIN and the clock pulse input pin SCLK to digital/analog converter 210A and 210B, and internal integrated circuit interface unit 250 can provide serial data signal SDA1 and serial clock signal SCL1 to input pin SCLK to data input pin SDIN and the clock pulse of digital/analog converter 210C and 210D.In addition, because the element addresses that the element addresses of digital/analog converter 210A and 210C selects pin SADDR to be set to logic level " 0 " and digital/analog converter 210B and 210D selects pin SADDR to be set to logic level " 1 ", so the subordinate element addresses of digital/analog converter 210A and 210C is ADD0, and the subordinate element addresses of digital/analog converter 210B and 210D is ADD1.Therefore, in integrated circuit 200, by demoder 230, internal integrated circuit interface unit 240 and internal integrated circuit interface unit 250, processing unit 220 can be simultaneously controlled digital/analog converter 210A and two of 210C or digital/analog converter 210B and two of 210D.In addition, processing unit 220 also can be controlled each digital/analog converter 210A-210D respectively.It should be noted that in Fig. 2, integrated circuit 200 still can't be controlled whole digital/analog converter 210A-210D simultaneously.
Fig. 3 shows the application schematic diagram according to the described integrated circuit 300 of one embodiment of the invention, and it can provide different sound channels by controlling a plurality of subordinate elements.As described previously, integrated circuit 300 can be used as master element and controls four stereo digital/analog converter 310A-310D, reaches the effect of 7.1 sound channels around different sound channels such as sound channels so that preposition sound channel, surround channel, central authorities/low frequency special efficacy sound channel and side ring to be provided respectively.In Fig. 3, integrated circuit 300 comprises processing unit 320 and controller 360, and its middle controller 360 comprises demoder 330, interface unit 340 and selected cell 350.Interface unit 340 can provide the data input pin SDIN of serial data signal SDA to each digital/analog converter 310A-310D by pin PIN1, and can provide the clock pulse input pin SCLK of serial clock signal SCL to each digital/analog converter 310A-310D by pin PIN2.In addition, selected cell can provide respectively by pin PIN3_0, PIN3_1, PIN3_2 and PIN3_3 and select signal SEL0, SEL1, SEL2 and SEL3 to the element addresses selection pin SADDR of digital/analog converter 310A, 310B, 310C and 310D.
In Fig. 3, processing unit 320 can provide at least one information INFO that tendency to develop delivers to digital/analog converter 310A-310D to demoder 330.Then, demoder 330 can be decoded to the information INFO from processing unit 320, and to obtain the identification code ID of information INFO, wherein identification code ID indication information INFO wants to be transferred into the whichever of digital/analog converter 310A-310D.Then, interface unit 340 receives information INFO by demoder 330, and produces serial data signal SDA and serial clock signal SCL corresponding to information INFO according to the internal integrate circuit bus agreement.Then, interface unit 340 can provide respectively serial data signal SDA and serial clock signal SCL to digital/analog converter 310A-310D via pin PIN1 and pin PIN2.Side by side, selected cell 350 can provide suitable selection signal to digital/analog converter 310A-310D according to the identification code ID that receives.For instance, when digital/analog converter 310A wants to be transferred in identification code ID indication information INFO system, then selected cell 350 can provide the selection signal SEL0 with first logic level to digital/analog converter 310A, and provide selection signal SEL1, SEL2 with second logic level and SEL3 to digital/analog converter 310B-310D, so that notice digital/analog converter 310A receives serial clock signal SCL and serial data signal SDA.It should be noted that and select the logic level of signal SEL0-SEL3 to determine according to the specification of digital/analog converter 310A-310D.For another example, when digital/analog converter 310A and 310B want to be transferred in identification code ID indication information INFO system, then selected cell 350 can provide the selection signal SEL0 with first logic level and select signal SEL1 to digital/analog converter 310A and 310B, and provide selection signal SEL2 with second logic level and SEL3 to digital/analog converter 310C-310D, so that notice digital/analog converter 310A and 310B receive serial clock signal SCL and serial data signal SDA.In one embodiment, the selection signal of the selection signal of the first logic level and the second logic level can be the logical complement signal.
In addition, for integrated circuit 300, digital/analog converter 310A-310D has identical subordinate element addresses.Therefore, according to embodiments of the invention, integrated circuit 300 can be controlled digital/analog converter 310A-310D simultaneously.For example, when integrated circuit 300 was wanted simultaneously digital/analog converter 310A-310D to be controlled, processing unit 320 can provide information INFO that wish is sent to digital/analog converter 310A-310D simultaneously to demoder 330.Then, demoder 330 can be decoded to the information INFO from processing unit 320, and obtains the identification code ID of information INFO, and wherein identification code ID can want to be transferred into whole digital/analog converter 310A-310D by indication information INFO.Then, interface unit 340 can produce corresponding to serial data signal SDA and the serial clock signal SCL of information INFO and is sent to digital/analog converter 310A-310D according to the internal integrate circuit bus agreement.Side by side, selected cell 350 can provide respectively selection signal SEL0, SEL1, SEL2 and SEL3 with first logic level to digital/analog converter 310A-310D, in order to notify whole digital/analog converter 310A-310D to receive serial clock signal SCL and serial data signal SDA, and carry out down-stream.In one embodiment, above-mentioned information INFO leaves in the working storage with the form of comparison list (lookup table), uses for demoder.In one embodiment, when above-mentioned a plurality of digital/analog converter 310A-310D had identical subordinate element addresses, then above-mentioned serial data signal comprised the address of above-mentioned digital/analog converter 310A-310D.
Moreover integrated circuit 300 also can provide the signal that meets Serial Peripheral Interface (Serial Peripheral Interface, SPI) bus protocol to peripheral subordinate element by controller 360.For instance, when integrated circuit 300 and subordinate element are linked up with the serial peripheral equipment interface bus agreement, interface unit 340 can receive information INFO from processing unit 320 by demoder 330, and produces serial data signal SDA and serial clock signal SCL corresponding to information INFO according to the serial peripheral equipment interface bus agreement.Side by side, selected cell 350 can provide suitable selection signal to digital/analog converter 310A-310D according to the identification code ID that receives, wherein select signal SEL0-SEL3 to can be considered chip selection (Chip Select, the CS) signal of digital/analog converter 310A-310D.Therefore, if digital/analog converter 310A-310D supports Serial Peripheral Interface (serial peripheralinterface simultaneously, SPI) during bus protocol, then integrated circuit 300 can be controlled digital/analog converter 310A-310D according to the selected bus protocol of digital/analog converter 310A-310D, and need not further change relevant design and application on the printed circuit board (PCB).
Fig. 4 demonstration is according to the described control method that is applicable to an integrated circuit of one embodiment of the invention, and wherein integrated circuit can be controlled a plurality of subordinate elements, and each subordinate element has clock pulse input pin, data input pin and an address selection pin.At first, receive tendency to develop and deliver to one or more a information (step S402) in a plurality of subordinate elements.Then, according to the internal integrate circuit bus agreement, provide respectively corresponding to serial clock signal and serial data signal to clock pulse input pin and the data of each subordinate element of above-mentioned information and input pin (step S404).Then, the above-mentioned information that tendency to develop is sent is decoded, and obtain an identification code, wherein identification code is corresponding to a plurality of subordinate elements above-mentioned one or more (being that identification code indicates above-mentioned information to want to be transferred into the whichever of a plurality of subordinate elements) (step S406).Then, according to above-mentioned identification code, provide suitable selection signal to a plurality of subordinate elements above-mentioned one or more, in order to notify above-mentioned one or more of a plurality of subordinate elements to receive serial clock signal and serial data signal, and carry out subsequent operation (step S408).It should be noted that integrated circuit, each subordinate element has identical subordinate element addresses.
In one embodiment, if integrated circuit and peripheral subordinate element are one-way transmission, or the subordinate element is after the information that receives from integrated circuit, do not need further to send back induction signal (Acknowledge, ACK) or not back-signalling (Negative-Acknowledge, NAK) give integrated circuit, then can control the subordinate element more quickly according to the described integrated circuit of the embodiment of the invention.
The above only is preferred embodiment of the present invention; so it is not to limit scope of the present invention; any personnel that are familiar with the technology; without departing from the spirit and scope of the present invention; can do on this basis further improvement and variation, so the scope that claims were defined that protection scope of the present invention is worked as with the application is as the criterion.
Symbol in the accompanying drawing is simply described as follows:
100,200,300: integrated circuit
110A-110D, 210A-210D, 310A-310D: digital/analog converter
220,320: processing unit
230,330: demoder
240,250: the internal integrated circuit interface unit
340: interface unit
350: selected cell
360: controller
ID: identification code
INFO: information
PIN1, PIN2, PIN3_0, PIN3_1, PIN3_2, PIN3_3: pin
SCL, SCL0, SCL1: serial clock signal
SDA, SDA0, SDA1: serial data signal
SEL0-SEL3: select signal.

Claims (15)

1. a master element integrated circuit is characterized in that, in order to control a plurality of subordinate elements, each above-mentioned subordinate element has clock pulse input pin, data input pin and an address selection pin, and above-mentioned master element integrated circuit comprises:
One processing unit is delivered to an information of at least one the subordinate element in above-mentioned a plurality of subordinate element in order to tendency to develop to be provided; And
One controller, be coupled to above-mentioned processing unit, in order to above-mentioned clock pulse input pin and the above-mentioned data input pin of above-mentioned information to each above-mentioned subordinate element to be provided according to the internal integrate circuit bus agreement, and provide one to select signal to the address above mentioned of above-mentioned at least one subordinate element to select pin according to above-mentioned information;
Wherein, above-mentioned a plurality of subordinate elements are corresponding to an identical subordinate element addresses, thereby above-mentioned master element integrated circuit can be controlled above-mentioned a plurality of subordinate elements simultaneously;
Wherein, the address above mentioned of each above-mentioned subordinate element selects pin directly to connect a corresponding pin of above-mentioned master element integrated circuit.
2. master element integrated circuit according to claim 1 is characterized in that, above-mentioned controller comprises:
One demoder is coupled to above-mentioned processing unit, and in order to receive above-mentioned information and to decode an identification code of above-mentioned information, wherein above-mentioned identification code is corresponding to above-mentioned at least one subordinate element; And
One interface unit, be coupled to above-mentioned demoder, in order to receiving above-mentioned information, and provide respectively corresponding to a serial clock signal of above-mentioned information and serial datum signal above-mentioned clock pulse input pin and the above-mentioned data input pin to each above-mentioned subordinate element according to the internal integrate circuit bus agreement.
3. master element integrated circuit according to claim 2 is characterized in that, above-mentioned controller also comprises:
One selected cell, be coupled to above-mentioned demoder, provide above-mentioned selection signal to above-mentioned at least one subordinate element, in order to notify above-mentioned at least one subordinate element to receive above-mentioned serial clock signal and above-mentioned serial data signal in order to the above-mentioned identification code according to above-mentioned information.
4. master element integrated circuit according to claim 2 is characterized in that, above-mentioned serial data signal comprises above-mentioned subordinate element addresses.
5. master element integrated circuit according to claim 2 is characterized in that, also comprises:
One first pin, the above-mentioned data that are coupled to each above-mentioned subordinate element are inputted pin, in order to above-mentioned serial data signal to be provided;
One second pin, the above-mentioned clock pulse that is coupled to each above-mentioned subordinate element is inputted pin, in order to above-mentioned serial clock signal to be provided; And
A plurality of the 3rd pins, the address above mentioned that is respectively coupled to corresponding above-mentioned subordinate element is selected pin.
6. master element integrated circuit according to claim 1, it is characterized in that, above-mentioned a plurality of subordinate element is supported internal integrate circuit bus agreement and serial peripheral equipment interface bus agreement, and above-mentioned controller also provides above-mentioned information to the above-mentioned clock pulse of each above-mentioned subordinate element to input pin according to the serial peripheral equipment interface bus agreement and above-mentioned data are inputted pin, and provide a chip select signal to the address above mentioned of above-mentioned at least one subordinate element to select pin according to above-mentioned information.
7. master element integrated circuit according to claim 2 is characterized in that, above-mentioned information leaves in the working storage with the form of comparison list, uses for this demoder.
8. master element control method, it is characterized in that, be applicable to control a master element integrated circuit of a plurality of subordinate elements, wherein each above-mentioned subordinate element has clock pulse input pin, data input pin and an address selection pin, wherein the address above mentioned of each above-mentioned subordinate element selects pin directly to connect a corresponding pin of above-mentioned master element integrated circuit, and above-mentioned master element control method comprises:
According to the internal integrate circuit bus agreement, information to above-mentioned clock pulse input pin and the above-mentioned data of each above-mentioned subordinate element that provide a tendency to develop to deliver to one or more subordinate element in above-mentioned a plurality of subordinate element are inputted pin; And
According to above-mentioned information, provide one to select signal to the address above mentioned of above-mentioned one or more subordinate element to select pin;
Wherein, above-mentioned a plurality of subordinate elements are corresponding to an identical subordinate element addresses, thereby above-mentioned master element integrated circuit can be controlled above-mentioned a plurality of subordinate elements simultaneously.
9. master element control method according to claim 8 is characterized in that, provides above-mentioned information to the step of each above-mentioned subordinate element also to comprise:
According to the internal integrate circuit bus agreement, provide respectively corresponding to a serial clock signal and serial datum signal to above-mentioned clock pulse input pin and the above-mentioned data of each above-mentioned subordinate element of above-mentioned information and input pin.
10. master element control method according to claim 9 is characterized in that, above-mentioned above-mentioned selection signal to the step of above-mentioned one or more subordinate element that provides also comprises:
Decode an identification code of above-mentioned information, wherein above-mentioned identification code is corresponding to above-mentioned one or more subordinate element; And
According to above-mentioned identification code, provide above-mentioned selection signal to above-mentioned one or more subordinate element, in order to notify above-mentioned one or more subordinate element to receive above-mentioned serial clock signal and above-mentioned serial data signal.
11. master element control method according to claim 9 is characterized in that, above-mentioned serial data signal comprises above-mentioned subordinate element addresses.
12. master element control method according to claim 9 is characterized in that, above-mentioned master element integrated circuit comprises:
One first pin, the above-mentioned data that are coupled to each above-mentioned subordinate element are inputted pin, in order to above-mentioned serial data signal to be provided;
One second pin, the above-mentioned clock pulse that is coupled to each above-mentioned subordinate element is inputted pin, in order to above-mentioned serial clock signal to be provided; And
A plurality of the 3rd pins, the address above mentioned that is respectively coupled to corresponding above-mentioned subordinate element is selected pin.
13. master element control method according to claim 8 is characterized in that, above-mentioned a plurality of subordinate elements are supported internal integrate circuit bus agreement and serial peripheral equipment interface bus agreement.
14. master element control method according to claim 13 is characterized in that, also comprises:
According to the serial peripheral equipment interface bus agreement, provide above-mentioned clock pulse input pin and the above-mentioned data input pin of above-mentioned information to each above-mentioned subordinate element; And
According to above-mentioned information, provide a chip select signal to the address above mentioned of above-mentioned one or more subordinate element to select pin.
15. master element control method according to claim 10 is characterized in that, above-mentioned information leaves in the working storage with the form of comparison list, uses for subsequent decoding.
CN 201010528592 2010-11-01 2010-11-01 Integrated circuit and control method thereof Active CN102087509B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201010528592 CN102087509B (en) 2010-11-01 2010-11-01 Integrated circuit and control method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201010528592 CN102087509B (en) 2010-11-01 2010-11-01 Integrated circuit and control method thereof

Publications (2)

Publication Number Publication Date
CN102087509A CN102087509A (en) 2011-06-08
CN102087509B true CN102087509B (en) 2013-02-20

Family

ID=44099349

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201010528592 Active CN102087509B (en) 2010-11-01 2010-11-01 Integrated circuit and control method thereof

Country Status (1)

Country Link
CN (1) CN102087509B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104156187B (en) * 2014-07-24 2018-11-23 惠州Tcl移动通信有限公司 A kind of multi-screen display equipment
US10042798B2 (en) * 2015-12-30 2018-08-07 Mediatek Singapore Pte. Ltd. System comprising a master device and a slave device having multiple integrated circuit die, wireless communication unit and method therefor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101256544A (en) * 2008-03-25 2008-09-03 华为技术有限公司 Method, apparatus and system for expansion of inside integrated circuit bus
CN101645779A (en) * 2008-08-08 2010-02-10 鸿富锦精密工业(深圳)有限公司 Network data transmission equipment

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5644052B2 (en) * 2009-02-17 2014-12-24 株式会社リコー Image forming apparatus, ink cartridge mounting confirmation method and program
PL216638B1 (en) * 2009-03-31 2014-04-30 Akademia Górniczo Hutnicza Im Stanisława Staszica Interface for communication of measuring sensors with I2C busbar

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101256544A (en) * 2008-03-25 2008-09-03 华为技术有限公司 Method, apparatus and system for expansion of inside integrated circuit bus
CN101645779A (en) * 2008-08-08 2010-02-10 鸿富锦精密工业(深圳)有限公司 Network data transmission equipment

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特开2010-188574A 2010.09.02

Also Published As

Publication number Publication date
CN102087509A (en) 2011-06-08

Similar Documents

Publication Publication Date Title
CN103200053A (en) Electronic label system
US20120066423A1 (en) Inter-integrated circuit bus multicasting
CN103095855B (en) I2C communication interface unit
US11176075B2 (en) Hybrid bus hub circuit and related apparatus
CN100530156C (en) Control method and device between master-salve module
CN203706058U (en) CAN bus based multi-I/O board card expansion structure
CN106200454B (en) A kind of communication system and method for more MCU
CN105138485A (en) Serial bus address management device
CN103533716A (en) Control method, controlled equipment and control equipment based on Bluetooth communication technology
CN102081586A (en) Multiple I2C (Inter-IC) slot circuit system and method for transmitting I2C signal
CN105099844A (en) Media release method, media data acquisition method and media release system
CN102087509B (en) Integrated circuit and control method thereof
US9824052B2 (en) Backplane bus structure of communication system and board recognition method using same
EP2336896B1 (en) Serial communication module with multiple receiver/transmitters
EP3311296B1 (en) Uart with automated protocols
US10033546B2 (en) Method and system for reprogramming
CN103412838B (en) A kind of expanding system, communication means, address configuration method, equipment and device
CN103279434A (en) Method and device for modifying address of slave unit
CN110471881B (en) Method for realizing rapid communication between multiple slave devices and SPI (Serial peripheral interface) master device
KR20090029073A (en) Air-conditioner and operating method thereof
TWI581105B (en) Integrated circuit and control method thereof
US20200151125A1 (en) Heterogeneous bus bridge circuit and related apparatus
CN105116807A (en) System and method for automatically configuring module information of modular controller
CN102023952A (en) Communication system and communication control method thereof
WO2015076009A1 (en) High-frequency device and method for controlling same

Legal Events

Date Code Title Description
PB01 Publication
C06 Publication
SE01 Entry into force of request for substantive examination
C10 Entry into substantive examination
GR01 Patent grant
C14 Grant of patent or utility model