CN100595735C - Memory mirror image system, device and memory mirror image method - Google Patents
Memory mirror image system, device and memory mirror image method Download PDFInfo
- Publication number
- CN100595735C CN100595735C CN200710179055A CN200710179055A CN100595735C CN 100595735 C CN100595735 C CN 100595735C CN 200710179055 A CN200710179055 A CN 200710179055A CN 200710179055 A CN200710179055 A CN 200710179055A CN 100595735 C CN100595735 C CN 100595735C
- Authority
- CN
- China
- Prior art keywords
- memory
- memory modules
- controller hub
- mirror image
- accessing operation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Dram (AREA)
Abstract
The invention discloses a memory mirror system, which comprises a first memory controller, a first memory module, a second memory controller, a second memory module, and a mirror module, wherein the first memory controller is used for accessing and operating the first memory module through a first memory access path; the second memory controller is used for accessing and operating the second memory module through a second memory access path; the mirror module is used for acquiring the information of the first memory controlling on accessing and operating the first memory module and for carrying out the same access and operation of the second memory module; and/or for acquiring the information of the second memory controlling on accessing and operating the second memory module and for carrying out the same access and operation on the first memory module. The invention also discloses a memory mirroring method and a memory mirroring device. The inventive technical proposal can improve mirroring efficiency and improve the work efficiency of a dual master control system.
Description
Technical field
The present invention relates to the memory mirror technical field, refer to memory mirror system, device and memory mirror method especially.
Background technology
In highly reliable, high available system, the working method that adopts two-shipper, heat to be equipped with mostly.The working method that in memory device, server and some industrial control systems, all adopts two-shipper, heat to be equipped with for example.
In double-control system, duty according to two main control equipments, generally be divided into two kinds of mode of operations: a kind of is master/master (Active/Active) pattern, under this pattern, two main control equipments are all managed business, be peer-to-peer between the two, after a main control equipment was delayed machine, its business was taken over fully by the another one main control equipment; Another kind is active/standby (Active/Standby) pattern, under this pattern, between two main control equipments main using and standby relation, handle all professional under the normal condition by host apparatus, the state of stand-by equipment monitoring host apparatus, when the host apparatus operation irregularity,, recover normal up to host apparatus by all business that stand-by equipment is taken over host apparatus.
In master control system, memory mirror is a kind of technology commonly used.Two main control equipments that memory mirror is in the master control system back up internal storage data separately mutually, thereby realize the data protection of master control system, and then carry out the preparation of necessity for the service take-over between the main control equipment.
Fig. 1 is a synoptic diagram of realizing the prior art scheme of memory mirror in master control system.As shown in fig. 1, main control equipment A comprises: CPU A, Memory Controller Hub A, mirror-image channels device A and memory modules A; Main control equipment B comprises: CPU B, Memory Controller Hub B, mirror-image channels equipment B and memory modules B.The memory headroom of memory modules A and memory modules B all is divided into two parts, and one one is used to store local data, and another part is used to store the mirror image data of opposite end.
In Fig. 1, realize that the scheme of mirror memory is: Memory Controller Hub when local memory module is conducted interviews, carries out identical visit by mirror-image channels to the memory modules of opposite end under the control of the Control Software of CPU.For example for data writing operation, Memory Controller Hub A under the control of the Control Software of CPU A with in the data write memory modules A, pass through mirror-image channels device A, mirror-image channels equipment B, Memory Controller Hub B successively with data write memory module B, in Fig. 1, represent the write data stream of Memory Controller Hub A with solid arrow; Memory Controller Hub B also backs up data in the same way, and the with dashed lines arrow is represented the write data stream of Memory Controller Hub B in Fig. 1.
But in existing memory mirror scheme shown in Figure 1, controlled by the Control Software of CPU basically and finish memory mirror, promptly memory mirror need take CPU, has therefore reduced the work efficiency of master control system.
In sum, existing memory mirror scheme, work efficiency is not high.
Summary of the invention
The invention provides a kind of memory mirror system, this system can effectively increase work efficiency.
The invention provides a kind of memory mirror method, this method can effectively be increased work efficiency.
The present invention also provides a kind of memory mirror device, and this device can effectively be increased work efficiency.
For achieving the above object, technical scheme of the present invention specifically is achieved in that
The invention discloses a kind of memory mirror system, this system comprises: first Memory Controller Hub, first memory modules, second Memory Controller Hub, second memory modules and mirror image module, wherein,
First Memory Controller Hub is used for by the first internal storage access passage the operation that conducts interviews of first memory modules;
Second Memory Controller Hub is used for by the second internal storage access passage the operation that conducts interviews of second memory modules;
The mirror image module is used for obtaining the information that first Memory Controller Hub conducts interviews and operates first memory modules in the mode that is independent of CPU control, and second memory modules is carried out identical accessing operation; And/or, be used for obtaining the information that second Memory Controller Hub conducts interviews and operates second memory modules, and first memory modules is carried out identical accessing operation in the mode that is independent of CPU control.
The invention discloses a kind of memory mirror method, this method comprises:
Obtain the information that first Memory Controller Hub conducts interviews and operates first memory modules in the mode that is independent of CPU control from the first internal storage access passage between first Memory Controller Hub and first memory modules, and second memory modules is carried out identical accessing operation;
Obtain the information that second Memory Controller Hub conducts interviews and operates second memory modules in the mode that is independent of CPU control from the second internal storage access passage between second Memory Controller Hub and second memory modules, and first memory modules is carried out identical accessing operation.
The invention also discloses a kind of memory mirror device, comprise: first Memory Controller Hub and first memory modules, this device also comprise in the mode that is independent of CPU control first Memory Controller Hub are mirrored to mirror image module in second memory modules to the accessing operation of first memory modules.
As seen from the above technical solution, this mirror image module of the present invention is obtained the information that first Memory Controller Hub conducts interviews and operates first memory modules, and second memory modules is carried out identical accessing operation; And/or, obtain the information that second Memory Controller Hub conducts interviews and operates second memory modules, and first memory modules is carried out the technical scheme of identical accessing operation, the CPU that need not Memory Controller Hub place main control equipment when realizing memory mirror participates in, improve the work efficiency of described main control equipment, and then improved the work efficiency of the master control system that comprises the first Memory Controller Hub place main control equipment and the second Memory Controller Hub place main control equipment.
Description of drawings
Fig. 1 is a synoptic diagram of realizing the prior art scheme of memory mirror in master control system;
Fig. 2 is that first embodiment of a kind of memory mirror of the present invention system forms structured flowchart;
Fig. 3 is that second embodiment of a kind of memory mirror of the present invention system forms structured flowchart;
Fig. 4 is that the 3rd embodiment of a kind of memory mirror of the present invention system forms structured flowchart;
Fig. 5 is that the 4th embodiment of a kind of memory mirror of the present invention system forms structured flowchart.
Embodiment
Mainly, the mirror image module realizes memory mirror in master control system among the present invention by being set; This mirror image module is obtained the information that first Memory Controller Hub conducts interviews and operates first memory modules, and second memory modules is carried out identical accessing operation; Correspondingly, this mirror image module is obtained the information that second Memory Controller Hub conducts interviews and operates second memory modules, and first memory modules is carried out identical accessing operation.
Above-mentioned memory mirror process need not the participation of Memory Controller Hub place main control equipment CPU, and soon CPU frees from memory mirror work, thereby has improved the work efficiency of whole master control system.
For making purpose of the present invention, technical scheme and advantage clearer, below with reference to the accompanying drawing embodiment that develops simultaneously, the present invention is described in more detail.
Fig. 2 is that first embodiment of a kind of memory mirror of the present invention system forms structured flowchart.As shown in Figure 2, mainly comprise in this system: belong to CPU A, Memory Controller Hub A and the memory modules A of main control equipment A, belong to CPU B, Memory Controller Hub B and the memory modules B of main control equipment B, and the mirror image module.CPU A by Memory Controller Hub A to the memory modules A operation that conducts interviews, CPU B by Memory Controller Hub B to the memory modules B operation that conducts interviews.
In Fig. 2, represent the internal storage access channel B that internal storage access passage A that Memory Controller Hub A conducts interviews to memory modules A and Memory Controller Hub B conduct interviews to memory modules B with solid arrow; The mirror image module, be used to monitor internal storage access passage A, thereby obtain the information of the accessing operation that Memory Controller Hub A carries out memory modules A, and memory modules B carried out identical accessing operation according to this information, in Fig. 2 with dash-dot arrows represent corresponding signal flow to; Equally, the mirror image module is used to monitor the internal storage access channel B, thereby obtains the information of the accessing operation that Memory Controller Hub B carries out memory modules B, and according to this information memory modules A is carried out identical accessing operation, in Fig. 2 the with dashed lines arrow represent corresponding signal flow to.
In Fig. 2, the memory headroom of memory modules A and memory modules B all is divided into two parts, and the local memory headroom that a part is used for local memory controller, another part are the mirror memory space that side controller is used.For example, the memory headroom size of memory modules A and memory modules B all is 1024MB; The memory headroom of 0～512MB of memory modules A is local memory headroom, and the memory headroom of 512～1024MB is the mirror memory space; The memory headroom of 0～512MB of same memory modules B is local memory headroom, and the memory headroom of 512～1024MB is the mirror memory space; Then the mirror image module conducts interviews after the information of operation monitoring the memory headroom of Memory Controller Hub A to 0～512MB of memory modules A, and the memory headroom of 512～1024MB of memory modules B is carried out identical accessing operation.Therefore need the corresponding relation of local memory address space and mirror memory address space is pre-defined in the mirror image module, so that the mirror image module is carried out identical operations monitoring Memory Controller Hub when local internal memory is conducted interviews the information of operation to corresponding mirror memory.
In Fig. 2, the mirror image module may be competed with the Memory Controller Hub of this locality when memory modules being conducted interviews operation.For example, behind the write operation that the mirror image module monitors is carried out memory modules A to Memory Controller Hub A, memory modules B is carried out identical write operation, if this moment, Memory Controller Hub B also will carry out write operation to memory modules B, then can compete between mirror image module and the Memory Controller Hub B, the mirror image module need be held consultation with Memory Controller Hub B and be finished separately write operation this moment, for example finished separately write operation in time-multiplexed mode.
In Fig. 2, by the internal memory access path is monitored the scheme that realizes memory mirror, need not the participation of CPU by the mirror image module, soon CPU frees from memory mirror work, thereby has improved the work efficiency of whole master control system.And obtain the scheme of this controller from the local internal storage access passage of Memory Controller Hub, merged local internal storage access passage and mirror-image channels to a certain extent, reduced mirror delay, improved the efficient of mirror image the accessing operation information of local internal memory.
The mirror image module can realize with single-chip, promptly as shown in Figure 2, also can realize with the twin-core sheet, as following shown in Figure 3.
Fig. 3 is that second embodiment of a kind of memory mirror of the present invention system forms structured flowchart.As shown in Figure 3, the mirror image module among Fig. 2 is divided into mirror image submodule A and mirror image submodule B, promptly realizes the mirror image module with the twin-core sheet.Mirror image submodule A can be integrated among the main control equipment A at Memory Controller Hub A place, and mirror image submodule B can be integrated among the main control equipment B at Memory Controller Hub B place.
In above-mentioned Fig. 2 and embodiment shown in Figure 3, mirror image module or mirror image submodule be by the accessing operation information of Memory Controller Hub to local internal memory of obtaining of local internal storage access passage of monitoring Memory Controller Hub, and need hold consultation with the Memory Controller Hub of opposite end when mirror memory is carried out identical accessing operation.Therefore, next provide the scheme that realizes memory mirror among the present invention by the mode of taking over local internal storage access passage.
Fig. 4 is that the 3rd embodiment of a kind of memory mirror of the present invention system forms structured flowchart.As shown in Figure 4, this system comprises: CPU A, the Memory Controller Hub A and the memory modules A that belong to main control equipment A, belong to CPU B, Memory Controller Hub B and the memory modules B of main control equipment B, and be arranged at the mirror image submodule A on the local internal storage access passage of controller A and be arranged at mirror image submodule B on the local internal storage access passage of controller B.
In Fig. 4, mirror image submodule A, be used to receive the accessing operation information of Memory Controller Hub A to memory modules A after, memory modules A is carried out corresponding accessing operation, and the accessing operation information that is received is sent to mirror image submodule B; Mirror image submodule B is according to from the accessing operation information of mirror image submodule A memory modules B being carried out corresponding accessing operation; In Fig. 4 with solid arrow represent above-mentioned signal flow to.
Equally, in Fig. 4, mirror image submodule B, be used to receive the accessing operation information of Memory Controller Hub B to memory modules B after, memory modules B is carried out corresponding accessing operation, and the accessing operation information that is received is sent to mirror image submodule A; Mirror image submodule A is according to from the accessing operation information of mirror image submodule B memory modules A being carried out corresponding accessing operation; In Fig. 4 the with dashed lines arrow represent above-mentioned signal flow to.
In Fig. 4,, can not compete when therefore memory modules being conducted interviews operation with Memory Controller Hub because the mirror image submodule has been taken over the local internal storage access passage of Memory Controller Hub.But the mirror image submodule need receive the information from the accessing operation that the local terminal memory modules is carried out of local terminal Memory Controller Hub and opposite end mirror image submodule, for example, mirror image submodule A need according to from the information of Memory Controller Hub A to the memory modules A operation that conducts interviews, and according to from the information of mirror image submodule B to the memory modules A operation that conducts interviews; At this moment, mirror image submodule A can conduct interviews to memory modules A to arrive first first access modes, when the operation information that receives simultaneously from Memory Controller Hub A and mirror image submodule B, can adopt time-multiplexed mode that memory modules A is conducted interviews.
In Fig. 4, mirror image submodule A can be integrated among the Memory Controller Hub A; Equally, mirror image submodule B also can be integrated among the Memory Controller Hub B.
By above-mentioned explanation as seen, in Fig. 2 and embodiment shown in Figure 3, mirror image module or mirror image submodule are just monitored the local internal storage access passage of Memory Controller Hub, and the accessing operation of memory modules is still finished by Memory Controller Hub.And in the embodiment shown in fig. 4, the mirror image submodule is a local internal storage access passage of taking over Memory Controller Hub, be the accessing operation information of mirror image submodule interception Memory Controller Hub, and replace Memory Controller Hub that local memory module is carried out corresponding accessing operation, simultaneously the memory modules of opposite end is carried out corresponding accessing operation, realize mirror image.
In the embodiment shown in fig. 4, when the mirror image submodule receives from the operation information of local memory controller and opposite end mirror image submodule at the same time, adopt time-multiplexed mode to the operation that conducts interviews of local internal memory, thereby internal storage access efficient is not high.Therefore, provide the following examples and improve internal storage access efficient.
Fig. 5 is that the 4th embodiment of a kind of memory mirror of the present invention system forms structured flowchart.As shown in Figure 5, this system comprises: CPU A, the Memory Controller Hub A, local memory module A and the mirror memory modules A that belong to main control equipment A, belong to CPU B, Memory Controller Hub B, local memory module B and the mirror memory module B of main control equipment B, and be arranged at the mirror image submodule A on the local internal storage access passage of Memory Controller Hub A and be arranged at mirror image submodule B on the local internal storage access passage of Memory Controller Hub B.
In Fig. 5, mirror image submodule A carries out corresponding accessing operation to local memory module A, and the accessing operation information that is received is sent to mirror image submodule B after receiving the accessing operation information of Memory Controller Hub A to local memory module A; Mirror image submodule B is according to from the accessing operation information of mirror image submodule A mirror memory module B being carried out corresponding accessing operation; In Fig. 5 with solid arrow represent above-mentioned signal flow to.
Equally, in Fig. 5, mirror image submodule B carries out corresponding accessing operation to local memory module B, and the accessing operation information that is received is sent to mirror image submodule A after receiving the accessing operation information of Memory Controller Hub B to local memory module B; Mirror image submodule A is according to from the accessing operation information of mirror image submodule B the mirror memory modules A being carried out corresponding accessing operation; In Fig. 5 the with dashed lines arrow represent above-mentioned signal flow to.
In Fig. 5, because memory modules is divided into local memory module and mirror memory module, and be connected with the mirror image submodule by passage independently, therefore, after the accessing operation information that the mirror image submodule receives at the same time from local memory controller and opposite end mirror image submodule, can local memory module and mirror memory module be conducted interviews by passage separately, and do not need to adopt embodiment illustrated in fig. 4 in time-multiplexed access method, thereby improved internal storage access efficient.
In Fig. 5, local memory module A, mirror memory modules A and mirror image submodule A can be integrated on the veneer; Local memory module B, mirror memory module B and mirror image submodule B can be integrated on the veneer.
In the above-described embodiments, the mirror image module from Memory Controller Hub A to memory modules A conduct interviews the operation the internal storage access passage obtain corresponding accessing operation information, and memory modules B carried out identical accessing operation, the content among the memory modules A is mirrored among the memory modules B realizing.Certainly, the mirror image module can also be mirrored to Memory Controller Hub A among the memory modules B to the accessing operation information of memory modules A in the mode of any CPU of being independent of control.Correspondingly, can the content among the memory modules B be mirrored among the memory modules A with identical scheme.
Therefore, provide the structure of a kind of memory mirror device of the present invention at last: this memory mirror device comprises first Memory Controller Hub and first memory modules, and this device also comprises in the mode that is independent of CPU control first Memory Controller Hub is mirrored to mirror image module in second memory modules to the accessing operation of first memory modules.This device can also comprise second Memory Controller Hub, and wherein, the mirror image module is mirrored to the accessing operation of second Memory Controller Hub to second memory modules in first memory modules in the mode of any CPU of being independent of control.
In sum, in the present invention, the mirror image module is obtained the information that first Memory Controller Hub conducts interviews and operates first memory modules, and second memory modules is carried out identical accessing operation; And/or, obtain the information that second Memory Controller Hub conducts interviews and operates second memory modules, and first memory modules is carried out the technical scheme of identical accessing operation, the CPU that need not Memory Controller Hub place main control equipment when realizing memory mirror participates in, improve the work efficiency of described main control equipment, and then improved the work efficiency of the master control system that comprises the first Memory Controller Hub place main control equipment and the second Memory Controller Hub place main control equipment.In addition, obtain the technical scheme of controller in the present invention from the local internal storage access passage of Memory Controller Hub to the visit information of local internal memory, merge local internal storage access passage and mirror-image channels to a certain extent, reduced mirror delay, improved the efficient of mirror image.
The above is preferred embodiment of the present invention only, is not to be used to limit protection scope of the present invention, all any modifications of being made within the spirit and principles in the present invention, is equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (14)
1, a kind of memory mirror system is characterized in that this system comprises: first Memory Controller Hub, first memory modules, second Memory Controller Hub, second memory modules and mirror image module, wherein,
First Memory Controller Hub is used for by the first internal storage access passage the operation that conducts interviews of first memory modules;
Second Memory Controller Hub is used for by the second internal storage access passage the operation that conducts interviews of second memory modules;
The mirror image module is used for obtaining the information that first Memory Controller Hub conducts interviews and operates first memory modules in the mode that is independent of CPU control, and second memory modules is carried out identical accessing operation; And/or, be used for obtaining the information that second Memory Controller Hub conducts interviews and operates second memory modules, and first memory modules is carried out identical accessing operation in the mode that is independent of CPU control.
2, the system as claimed in claim 1 is characterized in that,
Described mirror image module is used for by monitoring the information that the described first internal storage access passage obtains the accessing operation that first Memory Controller Hub carries out first memory modules; And/or, by monitoring the information that the described second internal storage access passage obtains the accessing operation that second Memory Controller Hub carries out second memory modules.
3, system as claimed in claim 2 is characterized in that,
The described mirror image module and first Memory Controller Hub are used for finishing separately accessing operation to first memory modules by mutual negotiation; And/or
The described mirror image module and second Memory Controller Hub are used for finishing separately accessing operation to second memory modules by mutual negotiation.
4, the system as claimed in claim 1 is characterized in that, described mirror image module comprises: the first mirror image submodule and the second mirror image submodule; Wherein, the first mirror image submodule is arranged on the first internal storage access passage, and the second mirror image submodule is arranged on the second internal storage access passage;
The first mirror image submodule, be used to receive the accessing operation information of first Memory Controller Hub to first memory modules after, first memory modules is carried out corresponding accessing operation, and the accessing operation information that is received is sent to the second mirror image submodule; And/or, receive the accessing operation information that the second mirror image submodule sends after, first memory modules is carried out corresponding accessing operation;
The second mirror image submodule, be used to receive the accessing operation information of second Memory Controller Hub to second memory modules after, second memory modules is carried out corresponding accessing operation, and the accessing operation information that is received is sent to the first mirror image submodule; And/or, receive the accessing operation information that the first mirror image submodule sends after, second memory modules is carried out corresponding accessing operation.
5, system as claimed in claim 4 is characterized in that, described first memory modules comprises:
First local memory module and the first mirror memory module; Described second memory modules comprises: second local memory module and the second mirror memory module;
The described first mirror image submodule carries out corresponding accessing operation to first local memory module, and the accessing operation information that is received is sent to the second mirror image submodule after receiving the accessing operation information of first Memory Controller Hub to first memory modules; And/or the described first mirror image submodule carries out corresponding accessing operation to the first mirror memory module after receiving the accessing operation information of second mirror image submodule transmission;
The described second mirror image submodule carries out corresponding accessing operation to second local memory module, and the accessing operation information that is received is sent to the first mirror image submodule after receiving the accessing operation information of second Memory Controller Hub to second memory modules; And/or the described second mirror image submodule carries out corresponding accessing operation to the second mirror memory module after receiving the accessing operation information of first mirror image submodule transmission.
6, as claim 4 or 5 described systems, it is characterized in that,
The described first mirror image submodule is integrated in described first Memory Controller Hub; And/or
The described second mirror image submodule is integrated in described second Memory Controller Hub.
7, system as claimed in claim 5 is characterized in that.
Described first local memory module, the first mirror memory module and the first mirror image submodule are integrated on the veneer; And/or
Described second local memory module, the second mirror memory module and the second mirror image submodule are integrated on the veneer.
8, the system as claimed in claim 1 is characterized in that,
Described mirror image module is carried out identical accessing operation according to the memory address space corresponding relation of first memory modules and second memory modules to second memory modules after the information that gets access to the accessing operation that first Memory Controller Hub carries out first memory modules; And/or, after the information that gets access to the accessing operation that second Memory Controller Hub carries out second memory modules, first memory modules is carried out identical accessing operation according to the memory address space corresponding relation of second memory modules and first memory modules.
9, a kind of memory mirror method is characterized in that, this method comprises:
Obtain the information that first Memory Controller Hub conducts interviews and operates first memory modules in the mode that is independent of CPU control from the first internal storage access passage between first Memory Controller Hub and first memory modules, and second memory modules is carried out identical accessing operation; And/or
Obtain the information that second Memory Controller Hub conducts interviews and operates second memory modules in the mode that is independent of CPU control from the second internal storage access passage between second Memory Controller Hub and second memory modules, and first memory modules is carried out identical accessing operation.
10, method as claimed in claim 9 is characterized in that,
Described from the first internal storage access passage obtain first Memory Controller Hub to first memory modules conduct interviews the operation information be to obtain by monitoring the described first internal storage access passage; And/or
Described from the second internal storage access passage obtain second Memory Controller Hub to second memory modules conduct interviews the operation information be to obtain by monitoring the described second internal storage access passage.
11, method as claimed in claim 10 is characterized in that,
Described the operation that conducts interviews comprises to first memory modules: by consulting to realize to the operation that conducts interviews of first memory modules with first Memory Controller Hub; And/or
Described the operation that conducts interviews comprises to second memory modules: by consulting to realize to the operation that conducts interviews of second memory modules with second Memory Controller Hub.
12, method as claimed in claim 9 is characterized in that,
Described from the first internal storage access passage obtain first Memory Controller Hub to first memory modules conduct interviews the operation information be, on the described first internal storage access passage, carry out information intercepting and obtain, also first memory modules is carried out corresponding accessing operation according to the accessing operation information that is obtained; And/or
Described from the second internal storage access passage obtain second Memory Controller Hub to second memory modules conduct interviews the operation information be, on the described second internal storage access passage, carry out information intercepting and obtain, also second memory modules is carried out corresponding accessing operation according to the accessing operation information that is obtained.
13, a kind of memory mirror device, comprise: first Memory Controller Hub and first memory modules, it is characterized in that this device also comprises in the mode that is independent of CPU control first Memory Controller Hub is mirrored to mirror image module in second memory modules to the accessing operation of first memory modules.
14, memory mirror device as claimed in claim 13, it is characterized in that, this device also comprises second Memory Controller Hub, and wherein, described mirror image module is mirrored to the accessing operation of second Memory Controller Hub to second memory modules in described first memory modules in the mode that is independent of CPU control.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200710179055A CN100595735C (en) | 2007-12-10 | 2007-12-10 | Memory mirror image system, device and memory mirror image method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200710179055A CN100595735C (en) | 2007-12-10 | 2007-12-10 | Memory mirror image system, device and memory mirror image method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101169750A CN101169750A (en) | 2008-04-30 |
| CN100595735C true CN100595735C (en) | 2010-03-24 |
Family
ID=39390383
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200710179055A Expired - Fee Related CN100595735C (en) | 2007-12-10 | 2007-12-10 | Memory mirror image system, device and memory mirror image method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100595735C (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101876925B (en) * | 2009-11-27 | 2012-05-02 | 成都市华为赛门铁克科技有限公司 | Internal storage mirroring method, device and system |
| WO2012106909A1 (en) * | 2011-07-20 | 2012-08-16 | 华为技术有限公司 | Method and apparatus for managing memories in distributed computer system |
| CN103019883B (en) * | 2012-12-31 | 2015-08-26 | 华为技术有限公司 | A kind of internal memory error correction and system |
| CN103649923B (en) * | 2013-06-29 | 2015-07-29 | 华为技术有限公司 | A kind of NUMA Installed System Memory mirror configuration method, release method, system and host node |
| CN108319430B (en) * | 2018-01-17 | 2021-03-23 | 杭州宏杉科技股份有限公司 | Method and device for processing IO (input/output) request |
| WO2021142851A1 (en) * | 2020-01-19 | 2021-07-22 | 华为技术有限公司 | System on chip and data verification method |
-
2007
- 2007-12-10 CN CN200710179055A patent/CN100595735C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN101169750A (en) | 2008-04-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100595735C (en) | Memory mirror image system, device and memory mirror image method | |
| CN102790686B (en) | Log data acquisition method, system and server | |
| EP2470998B1 (en) | Hybrid single and dual-channel ddr interface scheme by interleaving address/control signals during dual-channel operation | |
| EP1713216A1 (en) | Distribution-tuning mechanism for link aggregation group management | |
| CN102460342A (en) | Method and apparatus for performing energy-efficient network packet processing in multi processor core system | |
| US20160313727A1 (en) | Method and system for interacting master and slave information in real time | |
| CN106961363A (en) | A kind of method and system for capturing virtual switch User space data plane data message | |
| US7970960B2 (en) | Direct memory access controller and data transmitting method of direct memory access channel | |
| CN101551898A (en) | A distributed image processing method and system | |
| CN108932182B (en) | Message bus performance test method and system | |
| CN101533336B (en) | Redundant array of independent disks memory system and method thereof | |
| CN107193694A (en) | A kind of Novel storage system, storage method and device | |
| CN102137138B (en) | Method, device and system for cache collaboration | |
| CN101312400B (en) | Method for realizing IGMP interception function on modem device with 4 ethernet interfaces | |
| CN102520982A (en) | Method and device of node hot plug | |
| CN100508500C (en) | Interplate communicating method and interface plate | |
| JP2002314561A5 (en) | ||
| CN102349271B (en) | Multicast protocol message monitoring method, device and switch | |
| CN103514121A (en) | Next network card redundancy switching method of Windows Xp operating system | |
| CN101217591A (en) | A method and system realizing snooping data storage | |
| EP2913759A1 (en) | Memory access processing method based on memory chip interconnection, memory chip, and system | |
| EP2690560A2 (en) | Method of benchmarking the behaviour of a replacement information system with the old system | |
| CN101488910B (en) | Method for communication between several connection interfaces | |
| CN112491672A (en) | PCIE communication system, communication configuration parameter backup method and PCIE switch | |
| CN102566943A (en) | Solid state disk and communication method based on solid state disk |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 310052 Binjiang District Changhe Road, Zhejiang, China, No. 466, No. Patentee after: Xinhua three Technology Co., Ltd. Address before: 310053 Hangzhou hi tech Industrial Development Zone, Zhejiang province science and Technology Industrial Park, No. 310 and No. six road, HUAWEI, Hangzhou production base Patentee before: Huasan Communication Technology Co., Ltd. |
|
| CP03 | Change of name, title or address | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100324 Termination date: 20191210 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |