CN100481092C - 一种降低大规模集成电路漏电功耗的设计方法 - Google Patents
一种降低大规模集成电路漏电功耗的设计方法 Download PDFInfo
- Publication number
- CN100481092C CN100481092C CNB2007100783374A CN200710078337A CN100481092C CN 100481092 C CN100481092 C CN 100481092C CN B2007100783374 A CNB2007100783374 A CN B2007100783374A CN 200710078337 A CN200710078337 A CN 200710078337A CN 100481092 C CN100481092 C CN 100481092C
- Authority
- CN
- China
- Prior art keywords
- storehouse
- logical block
- hvt
- lvt
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 40
- 230000005611 electricity Effects 0.000 title claims description 13
- 230000002123 temporal effect Effects 0.000 claims description 8
- 230000015572 biosynthetic process Effects 0.000 claims description 7
- 238000003786 synthesis reaction Methods 0.000 claims description 7
- 238000012731 temporal analysis Methods 0.000 claims description 5
- 238000000700 time series analysis Methods 0.000 claims description 5
- 230000009977 dual effect Effects 0.000 claims description 4
- 230000001915 proofreading effect Effects 0.000 claims description 3
- 238000012821 model calculation Methods 0.000 claims 1
- 238000012300 Sequence Analysis Methods 0.000 abstract 1
- 230000003068 static effect Effects 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000001308 synthesis method Methods 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100783374A CN100481092C (zh) | 2007-03-27 | 2007-03-27 | 一种降低大规模集成电路漏电功耗的设计方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100783374A CN100481092C (zh) | 2007-03-27 | 2007-03-27 | 一种降低大规模集成电路漏电功耗的设计方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101021882A CN101021882A (zh) | 2007-08-22 |
CN100481092C true CN100481092C (zh) | 2009-04-22 |
Family
ID=38709644
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2007100783374A Active CN100481092C (zh) | 2007-03-27 | 2007-03-27 | 一种降低大规模集成电路漏电功耗的设计方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100481092C (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8365115B2 (en) * | 2009-03-06 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for performance modeling of integrated circuits |
CN104573148B (zh) * | 2013-10-17 | 2017-11-14 | 北京华大九天软件有限公司 | 一种降低电路中时序器件漏电功耗的方法 |
CN107526874A (zh) * | 2017-07-28 | 2017-12-29 | 广州星海集成电路基地有限公司 | 一种基于双阈值电压的低功耗集成电路设计方法 |
CN110457868B (zh) * | 2019-10-14 | 2020-01-21 | 广东高云半导体科技股份有限公司 | Fpga逻辑综合的优化方法及装置、系统 |
CN112214097B (zh) * | 2020-10-20 | 2021-11-05 | 飞腾信息技术有限公司 | 减少低阈值单元的实现方法、装置、设备及存储介质 |
-
2007
- 2007-03-27 CN CNB2007100783374A patent/CN100481092C/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN101021882A (zh) | 2007-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Johnson et al. | Models and algorithms for bounds on leakage in CMOS circuits | |
US7400175B2 (en) | Recycling charge to reduce energy consumption during mode transition in multithreshold complementary metal-oxide-semiconductor (MTCMOS) circuits | |
CN102314525A (zh) | 一种低功耗电路设计优化方法 | |
CN100481092C (zh) | 一种降低大规模集成电路漏电功耗的设计方法 | |
Abdollahi et al. | A robust power gating structure and power mode transition strategy for MTCMOS design | |
US7958476B1 (en) | Method for multi-cycle path and false path clock gating | |
Augsburger et al. | Combining dual-supply, dual-threshold and transistor sizing for power reduction | |
Rahman et al. | Design automation tools and libraries for low power digital design | |
CN110428048A (zh) | 一种基于模拟延时链的二值化神经网络累加器电路 | |
Rauchenecker et al. | Exploiting reversible logic design for implementing adiabatic circuits | |
Kahng et al. | Active-mode leakage reduction with data-retained power gating | |
Golanbari et al. | Aging guardband reduction through selective flip-flop optimization | |
Golanbari et al. | Selective flip-flop optimization for reliable digital circuit design | |
CN115796088A (zh) | 一种面向双轨标准单元库的电压分配方法 | |
Chen et al. | A novel flow for reducing clock skew considering NBTI effect and process variations | |
CN113868991A (zh) | 一种近阈值供电电压下数字标准单元的设计方法 | |
JPH1092942A (ja) | 半導体集積回路の最適化装置とその最適化方法 | |
CN104753515A (zh) | 应用特征化路径电路的动态调整电路及产生特征化路径电路的方法 | |
Li et al. | A high performance low power implementation scheme for FSM | |
CN112134557B (zh) | 基于脉冲锁存器时序监测的宽电压自适应调节系统及方法 | |
Stievano et al. | Behavioural macromodels of digital IC receivers for analogue-mixed signal simulations | |
Murthy et al. | A novel design of multiplexer based full-adder cell for power and propagation delay optimizations | |
Aylapogu | Design of Hybrid Full Adders for Power Minimization and High Speed using XOR and XNOR Gates | |
Sun et al. | Statistical blockade method for fast robustness estimation and compensation of nano-CMOS arithmetic circuits | |
Aldeen et al. | A new method for power estimation and optimization of combinational circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: CHONGQING CYIT COMMUNICATION TECHNOLOGY CO., LTD. Free format text: FORMER OWNER: CHONGQING CHONGYOU XINKE (GROUP) CO., LTD. Effective date: 20081017 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20081017 Address after: Huang Chongqing Nan'an District No. 1 Wu Fort Park Post encoding: 400065 Applicant after: Chongqing City Communication & Technology Co., Ltd. Address before: B, 4 floor, zone 401121, Neptune science building, Chongqing, Yubei District Applicant before: Chongqing cyit (Group) Limited by Share Ltd |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Design method for lowering large scale integrated circuit electricity leakage power dissipation Effective date of registration: 20141117 Granted publication date: 20090422 Pledgee: Chongqing cyit (Group) Limited by Share Ltd Pledgor: Chongqing City Communication & Technology Co., Ltd. Registration number: 2014500000017 |
|
PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20161020 Granted publication date: 20090422 Pledgee: Chongqing cyit (Group) Limited by Share Ltd Pledgor: Chongqing City Communication & Technology Co., Ltd. Registration number: 2014500000017 |
|
PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20170426 Address after: Nanping Street 400060 Chongqing Nan'an District Nancheng Road No. 199 left attached to the floor 403 Patentee after: Keen (Chongqing) Microelectronics Technology Co., Ltd. Address before: 400065 Chongqing Nan'an District huangjuezhen pass Fort Park No. 1 Patentee before: Chongqing City Communication & Technology Co., Ltd. |
|
TR01 | Transfer of patent right |