CN100479295C - Synchronized switching controller and its control for parallel uninterrupted power supply - Google Patents
Synchronized switching controller and its control for parallel uninterrupted power supply Download PDFInfo
- Publication number
- CN100479295C CN100479295C CNB2004100499571A CN200410049957A CN100479295C CN 100479295 C CN100479295 C CN 100479295C CN B2004100499571 A CNB2004100499571 A CN B2004100499571A CN 200410049957 A CN200410049957 A CN 200410049957A CN 100479295 C CN100479295 C CN 100479295C
- Authority
- CN
- China
- Prior art keywords
- signal
- level
- switching
- parallel
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The method includes following steps: 1) switch of synchro control signal transmission and modulation; 2) switch of modulated signal level; 3) arbitration and transmission of priority level of bus signal; 4) reception of bus signal, and inversion of level; 5) precise identification of synchro control signal; 6) executes operation of switching in each step according to synchro control signal.
Description
Technical field
The present invention relates to the uninterruptible power system field, relate in particular to the control technology of uninterruptible power system parallel operation.
Background technology
Along with the continuous development of information technology, a lot of electronic apparatus systems need continue power supply is provided and work incessantly, so inverter and uninterrupted power supply have obtained being extensive use of in a lot of fields.But in the application of reality, various abnormal conditions may appear in inverter system itself, can not obtain AC power by inversion, common mode provides an Alternating Current Power Supply bypass, guarantee to switch in these cases standby bypass, make system's output uninterrupted, switch back from bypass when inverter circuit recovers operate as normal again, therefore such power-supply system need be switched between inverter circuit and bypass reliably.
Even yet in the power supply that has backup functionality like this, can not guarantee that power supply output is uninterrupted, power consumption equipment is also increasing the demand of power-supply system capacity in addition, the parallel connection of the inverter by backup functionality is arranged can further address the above problem, can when a certain unit of parallel power supply system is unusual, continue to provide output, increased the capacity of power-supply system and improved the reliability of non-stop run, so the uninterruptible power system of parallel running has obtained applying.But necessary safety action was synchronous when each uninterruptible power system of these parallel connections switched between inversion and bypass, do not allow between each unit each comfortable bypass and inverter mode to work simultaneously, otherwise short circuit between bypass output and the inversion output, may produce excessive electric current even damage power-supply system, reliability can not get on the contrary guaranteeing that the synchronous switching of therefore controlling parellel inversion power system has very important significance.
Technical field at inverter and uninterrupted power supply, it as application number 01130036 the Chinese patent parallel uninterrupted power supply of disclosed total line traffic control (UPS) system, this scheme adopts data/address bus to interconnect, realized the switching between UPS bypass and the inversion, realized the operation of N+1 redundant parallel, substantially satisfy the specification requirement of parallel running, one class solution of UPS parallel running has been proposed, but it is long that data transmitted with the time of handling, the poor synchronization of change action, exist switching untimely, cause exporting the shortcomings such as overlong time of interruption, if wherein certain data transmission error occurs, may cause handoff failure, be only applicable to the not high occasion of power requirement.In addition, also occurred at present some other types can be in parallel and have the inverter or a uninterruptible power system of backup bypass, during to parallel running in the synchronous switching of bypass and inverter mode, mainly be by the two path control signal bus, one the tunnel is the switching that control switches to inversion, another road is the switching of control inversion to bypass, every road signal is all by preferential level arbitration back beginning synchronously as the action execution, can realize handoff functionality substantially, this type of uninterruptible power system is synchronous in the starting point of switching controls implementation, but there is nonsynchronous problem in each action in the middle of the process, system must reserve the power supply output interruption of certain hour, guarantee that bypass output each other and inversion export not short circuit, only under the situation that power consumption equipment allows, just can adopt.
The uninterruptible power system that exists in the prior art in a word, can not overcome electronic equipment simultaneously to power-supply system operational reliability and powerful requirement, occur defectives such as output is interrupted and switch logic is made mistakes easily, and for avoiding the phase mutual interference between the parallel connection power supply, the cost of electrical isolation is higher.
Summary of the invention
The objective of the invention is to overcome the defective that uninterruptible power system exists in the prior art, so that a kind of parallel uninterrupted power supply synchronous switching-over control method and device to be provided.
The invention provides a kind of parallel uninterrupted power supply synchronous switching-over control method, may further comprise the steps:
The first step produces and modulation switching controls synchronizing signal;
In second step, described switching controls synchronizing signal is converted to differential voltage signal;
The 3rd step outputed to parallel bus with differential voltage signal, and parallel bus is to differential voltage
Signal carries out priority treatment, with the preferential level of confirming to transmit on bus;
In the 4th step, the differential voltage signal counter-rotating that receives is changed to level signal or pulse signal, and the signal that gets is input to reception interruptive port and signal input port simultaneously;
In the 5th step, the switching controls synchronizing signal is accurately discerned;
The 6th step, carry out the operation of each step switching device according to the switching controls synchronizing signal, each unit receives after the correct switching controls synchronizing signal according to corresponding sequence of steps output control signal.
Parallel uninterrupted power source system synchronous switching device of the present invention comprises data signal processor, CAN interface level transducer, CAN interface differential signal transfer circuit, CAN interface level receiving converter spare, data signal processor external interrupt mouth and input port, data signal processor switching device control signal output ends mouth;
The existing switching controls synchronizing signal of the part synchronous signal output end cause for gossip of described data signal processor sends and modulation; The signal level conversion after the modulation is partly finished in the transmission of described CAN interface level transducer, and the conversion of signals that described data signal processor is sent here is a differential signal; Described CAN interface differential signal transfer circuit is finished the preferential level arbitration of bus signals and is transmitted; Described CAN interface level receiving converter spare is finished bus signals and is received and the level inverse transform, and wherein receiving terminal is converted to level signal with the differential voltage signal on the bus always, is pulse signal as what transmit on the bus, and then received signal is a pulse signal; Described data signal processor external interrupt mouth and input port are finished synchronous control signal and are accurately discerned, handle the pulse that reception comes in the high-priority interrupt mode, through software identification and demodulation process, the interference signal that filtering is invalid identifies the efficient synchronization signal; Described data signal processor switching device control signal output ends mouth is controlled the action of corresponding steps switching device immediately according to synchronizing signal.
Parallel uninterrupted power source system of the present invention is by data signal processor software module (according to Fig. 3, Fig. 4, Fig. 5, flow process written program shown in Figure 6), under the processor controls of each unit self and unit combination hardware supports shown in Figure 2, control, can on existing unit function, realize parallel system reliably switching between bypass and inverter mode, and anti-jamming capacity and reliability have been improved greatly, reduced cost, reduced to export break period when non-inductive load switches.
Description of drawings
Fig. 1 is the flow chart of the inventive method;
Fig. 2 is an application example composition frame chart of the present invention;
Fig. 3 valid synchronization signal identification process figure;
Fig. 4 is the switching flow figure of inversion to bypass;
Fig. 5 is the switching flow figure that switches to inversion;
Fig. 6 is a signal processing waveform schematic diagram of the present invention;
Fig. 7 is an application example signal waveform schematic diagram of the present invention.
Embodiment
Below in conjunction with embodiment the method for the invention is described:
Fig. 1 is the flow chart of the inventive method, and parallel uninterrupted power supply synchronous switching-over control method of the present invention may further comprise the steps:
Step 101: the switching controls synchronizing signal produces: the switching controls process fixedly is divided into several execution in step, press the setting step by the main frame of switching controls, produce the synchronizing signal of each step, again described synchronizing signal is modulated into broad pulse groups such as a plurality of, perhaps directly send each step etc. the broad pulse group, then export fixed level signal (export preferential level during bypass condition, export non-preferential level during inverter mode) when not switching;
When any unit need be when inversion forwards bypass to, the uninterrupted system of the power supply of described parallel running can send synchronizing signal and switch, participate in unit in parallel in the described system and all will switch to the bypass operation together, finish switch all units of back all with semaphore lock at preferential level logic, any unit all can learn that promptly parallel system has been stabilized in the bypass condition operation by judging the signal on the bus.When needs switch to inverter mode from bypass condition, the synchronizing signal of every ready back just this machine of unit sends and is set to non-preferential level logic, have only all units all to satisfy switching condition, synchronous bus just shows as non-preferential level logic, at this moment described switching main frame repeated detection is to this signal and determine that switching condition can send the synchronizing signal that bypass switches to inversion after satisfied, finishes whole handoff procedure.
Parallel uninterrupted power source system synchronous switching device of the present invention comprises data signal processor (part synchronous signal output end mouth wherein) unit, CAN interface level transducer (transmission part) unit, differential signal transmission bus unit, CAN interface level transducer (receiving unit) unit, data signal processor (wherein external interrupt mouth and input port) unit, data signal processor (switch controlling signal output port wherein) unit.
Fig. 2 is an application example composition frame chart of the present invention.Produce the synchronizing signal of each step of handoff procedure behind function (data signal processor synchronous signal output end mouth) the configuration corresponding software of 101 steps among the existing Fig. 1 of the part synchronous signal output end cause for gossip of data signal processor 201 (the switching controls synchronizing signal sends and modulation), and through sending from output port after the modulation treatment, adopt more than 3 etc. broad pulse (pulse duration can be as small as 100 microseconds) be one group of useful signal.
The function that 102 steps among Fig. 1 (the signal level conversion after the modulation) realize (is that the CAN interface level sends switching device by the CAN interface level transducer 202 among Fig. 2, CAN---Controller Area Network controller local area network) transmission is partly finished, and data signal processor (part synchronous signal output end mouth wherein) 201 signals of sending here (pulse after the modulation or level signal) are differential signal through this step conversion.
The function that 103 steps among Fig. 1 (arbitration of the preferential level of bus signals with transmit) realize is finished by the CAN interface differential signal transfer circuit 203 among Fig. 2, but is connected to the two-way transmission of multimachine on the bus then, accomplishes that synchronizing signal once sending, will all receive.
The function that 104 steps among Fig. 1 (bus signals receives and the level inverse transform) realize is finished by the CAN interface level receiving converter spare 204 among Fig. 2, wherein the receiving terminal of CAN interface level receiving converter spare 204 is converted to level signal with the differential voltage signal on the bus always, as what transmit on the bus is pulse signal, and then received signal is a pulse signal.
The function that 105 steps (synchronous control signal is accurately discerned) realize among Fig. 1 is finished (the specific implementation flow process is with reference to accompanying drawing 3) by the external interrupt mouth 205 and the input port configuration corresponding software of the data signal processor among Fig. 2, handle the pulse that reception comes in the high-priority interrupt mode, through software identification and demodulation process, the interference signal that filtering is invalid identifies efficient synchronization signal (recognition principle is referring to Fig. 6).
The function that 106 steps among Fig. 1 (controlling the action of corresponding steps switching device according to synchronizing signal immediately) realize is finished by the signal output port of the control of the data signal processor switching device among Fig. 2 206, every unit is all exported control signal immediately according to the synchronizing signal that identifies, the switching device action of corresponding steps in the control handoff procedure realizes all execution synchronously of each step of all units.
Among Fig. 2 dotted line up and down two parts belong to different units in the parallel uninterrupted power source system, in each uninterrupted power supply unit, the function that CAN interface level transducer 202, CAN interface differential signal transfer circuit 203 and CAN interface level receiving converter spare 204 are finished can be born simultaneously by transmission part, bus output and the receiving unit of same CAN interface level switching device.
Fig. 3 is efficient synchronization signal identification process figure.
In the software of data signal processor, write corresponding program according to the thought of this flow chart, this program is analyzed the signal that processor receives, if meeting, the signal that receives pre-defines the signal characteristic that sends, can judge that then what receive is the switching controls synchronizing signal, otherwise illustrate to have interference signal, thereby accomplish that accurately control is switched synchronously, avoid the switching that leads to errors because of interference signal.
Fig. 4 is the switching flow figure of inversion to bypass.
In the software of data signal processor, write corresponding program according to the thought of this flow chart, this program realizes switching to from inversion the control of bypass.When parallel system occurs when inversion switches to needing of bypass, unit by master control sends the synchronizing signal of switching, unit in this machine itself and all parallel connections all can receive these signals, finish handoff procedure after judging according to the flow process of stipulating among the figure separately, then all units all can switch to bypass synchronously from inversion.
Fig. 5 is the switching flow figure that switches to inversion.
In the software of data signal processor, write corresponding program according to the thought of this flow chart, this program realizes switching to from bypass the control of inversion.When satisfying from bypass, parallel system switches when getting back to the condition of inversion, unit by master control sends the synchronizing signal of switching, unit in this machine itself and all parallel connections all can receive these signals, finish handoff procedure after judging according to the flow process of stipulating among the figure separately, then all units all can be got back to inversion from bypass switching synchronously.
In the software processes of example, sending signal sends by waveform shown in Figure 6, when receiving the trailing edge of signal DSP (data signal processor) is produced the interruption of limit priority at every turn, the interruption times of beginning timing and recorder, synchronization waveform grouping numerical value just often is known, can satisfy when setting in interruption times and carry out a control action, stop timing simultaneously and prepare next group of received.The time of reception of every group of useful signal also can calculate by pulse duration (fixed value), after last Data Receiving is normally finished, as interrupting once more, then when the opening entry number of times, start simultaneously regularly, after timing surpasses this time and adds the preceding paragraph surplus capacity as also do not constitute one group, then can judge has interference signal, loses existing interruption counting and stops timing, restarts to wait the reception effective information.Generally, interference signal does not have this feature of synchronizing signal, can improve interference rejection ability greatly by this algorithm process.
In practice, only need to handle, can finish inversion to bypass with switch to the Synchronization Control of inversion both direction switching by one tunnel synchronizing signal of the present invention.In the actual parallel uninterrupted power source system, any unit need be when inversion forwards bypass to, all must all forward bypass to by the mode of " or logic ", (referring to Fig. 4) is as follows for its implementation: the unit that is changeed bypass by needs directly sends pulse synchronous signal, other every unit synchronizing signal when inverter mode all sends high level, low level was the dominance level during bus transmitted, and pulse signal obtains transmitting, generating routine interruption immediately during every unit received signal trailing edge.Parallel uninterrupted power source system all must be by the mode of " with logic " when bypass forwards inversion to, and each unit all is ready to and could switches to inversion from bypass.(referring to Fig. 5) is as follows for its implementation: the synchronizing signal of each unit all sends low level when bypass is worked, when each unit is ready to change bypass, change the synchronizing signal of this machine into the transmission high level, because low level is preferential, after having only all units all to be ready to, synchronizing signal on the bus just is a high level, and synchronizing signal is switched in the transmission after detect high level repeatedly, affirmation can be switched of this moment of that main frame wherein can finish the process that bypass switches to inversion.In practice, the signal of transmission (to 3 groups of signals of bypass, switching to 2 groups of signals of inversion by inversion) as shown in Figure 7.
Claims (11)
1, a kind of parallel uninterrupted power source system synchronous switching-over control method is characterized in that, may further comprise the steps:
The first step produces and modulation switching controls synchronizing signal;
In second step, described switching controls synchronizing signal is converted to differential voltage signal;
The 3rd step outputed to parallel bus with differential voltage signal, and parallel bus carries out priority treatment to differential voltage signal, with the preferential level of confirming to transmit on bus;
In the 4th step, the differential voltage signal counter-rotating that receives is changed to level signal or pulse signal, and the signal that gets is input to reception interruptive port and signal input port simultaneously;
In the 5th step, the switching controls synchronizing signal is accurately discerned;
The 6th step, carry out the operation of each step switching device according to the switching controls synchronizing signal, each unit receives after the correct switching controls synchronizing signal according to corresponding sequence of steps output control signal.
2, parallel uninterrupted power source system synchronous switching-over control method according to claim 1 is characterized in that, the described first step further may further comprise the steps:
The main frame of switching controls is carried out set by step, sends the switching controls synchronizing signal of each step,
Described switching controls synchronizing signal is modulated into broad pulse groups such as a plurality of.
3, parallel uninterrupted power source system synchronous switching-over control method according to claim 1 is characterized in that, when switching controls, directly send each step etc. the broad pulse group, output fixed level signal when not switching.
4, parallel uninterrupted power source system synchronous switching-over control method according to claim 1 is characterized in that, described the 5th step further may further comprise the steps,
Pulse signal is input to processor high-priority interrupt port, each pulse produces once to be interrupted, handling procedure is just added up interruption times and is picked up counting, when the interruption number of times is identical with transmitting terminal set of pulses number, be judged as and receive one group of valid synchronization signal, note and receive synchronizing signal group number, pulse number zero clearing simultaneously, prepare to receive a set of pulses down, if in official hour, receive interrupt signal, but number of times is less than when sending the end specified number or amount, can judge to have interference signal, and the processing that abandons this group pulse waits and receives next group signal; Interference signal occurs there is not rule in the parallel power supply system, but different with the feature of normally sending one group of signal, when occurring and effective identical signal of lock-out pulse, just can and accurately identify the synchronizing signal go-on-go.
5, parallel uninterrupted power source system synchronous switching-over control method according to claim 1, it is characterized in that, when any unit need be when inversion forwards bypass to, this unit can send synchronizing signal and switch, all units all will switch to the bypass operation together, after finishing all units all with semaphore lock at preferential level logic, any unit all can learn that parallel system is stabilized in bypass condition operation by judging this signal.
6, parallel uninterrupted power source system synchronous switching-over control method according to claim 1, it is characterized in that, in the process of routine processes, when receiving the trailing edge of signal data signal processor is produced the interruption of limit priority at every turn, the interruption times of beginning timing and recorder, synchronization waveform grouping numerical value just often is known, carries out a control action when interruption times satisfies set point, stops timing simultaneously and prepares next group of received.
7, parallel uninterrupted power source system synchronous switching-over control method according to claim 1 is characterized in that, only needs by described one tunnel synchronizing signal processing, can finish inversion to bypass with switch to the Synchronization Control of inversion both direction.
8, parallel uninterrupted power source system synchronous switching-over control method according to claim 1, it is characterized in that, any unit need be when inversion forwards bypass to, all must all forward bypass to by the mode of " or logic ", the unit that is changeed bypass by needs directly sends pulse synchronous signal, other every unit synchronizing signal when inverter mode all sends high level, low level was the dominance level during bus transmitted, pulse signal obtains transmitting, generating routine interruption immediately during every unit received signal trailing edge.
9, parallel uninterrupted power source system synchronous switching-over control method according to claim 1, it is characterized in that when bypass was worked, the synchronizing signal of each unit all sent the dominance level, when each unit is ready to go back to inversion, the synchronizing signal of this machine is changed into send recessive level.
10, the synchronous switching control of a kind of parallel running uninterruptible power system, it is characterized in that, comprise data signal processor, CAN interface level transducer, CAN interface differential signal transfer circuit, CAN interface level receiving converter spare, data signal processor external interrupt mouth and input port, data signal processor switching device control signal output ends mouth;
The existing switching controls synchronizing signal of the part synchronous signal output end cause for gossip of described data signal processor sends and modulation; The signal level conversion after the modulation is partly finished in the transmission of described CAN interface level transducer, and the conversion of signals that described data signal processor is sent here is a differential signal; Described CAN interface differential signal transfer circuit is finished the preferential level arbitration of bus signals and is transmitted; Described CAN interface level receiving converter spare is finished bus signals and is received and the level inverse transform, and wherein receiving terminal is converted to level signal with the differential voltage signal on the bus always, is pulse signal as what transmit on the bus, and then received signal is a pulse signal; Described data signal processor external interrupt mouth and input port are finished synchronous control signal and are accurately discerned, handle the pulse that reception comes in the high-priority interrupt mode, through software identification and demodulation process, the interference signal that filtering is invalid identifies the efficient synchronization signal; Described data signal processor switching device control signal output ends mouth is controlled the action of corresponding steps switching device immediately according to synchronizing signal.
11, the synchronous switching control of parallel running uninterruptible power system according to claim 10, it is characterized in that, in each uninterrupted power supply unit, the function that described CAN interface level transducer, CAN interface differential signal transfer circuit and CAN interface level receiving converter spare are finished is born simultaneously by transmission part, bus output and the receiving unit of same CAN interface level switching device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100499571A CN100479295C (en) | 2004-06-22 | 2004-06-22 | Synchronized switching controller and its control for parallel uninterrupted power supply |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100499571A CN100479295C (en) | 2004-06-22 | 2004-06-22 | Synchronized switching controller and its control for parallel uninterrupted power supply |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1713480A CN1713480A (en) | 2005-12-28 |
| CN100479295C true CN100479295C (en) | 2009-04-15 |
Family
ID=35718971
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100499571A Expired - Fee Related CN100479295C (en) | 2004-06-22 | 2004-06-22 | Synchronized switching controller and its control for parallel uninterrupted power supply |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100479295C (en) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101312302B (en) | 2007-05-24 | 2011-02-16 | 力博特公司 | Parallel signal transmission method of uninterrupted power source |
| CN102739385B (en) * | 2011-03-31 | 2014-12-10 | 力博特公司 | Method and system for logic signal synchronization and synthesis |
| CN103001269A (en) * | 2011-09-15 | 2013-03-27 | 硕天科技股份有限公司 | Parallel-connection control method for online interactive type uninterrupted power supply system |
| US9806561B2 (en) | 2013-07-04 | 2017-10-31 | Eaton Corporation | UPS systems and methods using dual mode rectifier/inverter |
| US9647491B2 (en) | 2013-07-08 | 2017-05-09 | Eaton Corporation | UPS systems and methods using variable configuration |
| CN104852464B (en) * | 2014-02-19 | 2018-01-23 | 台达电子企业管理（上海）有限公司 | The transmitting device and method of synchronizing information and the power electronic equipment with the device |
| CN108900079B (en) * | 2018-06-20 | 2022-03-22 | 湖南理工学院 | Quick transmission method for parallel operation switching signals of inverters |
| TWI694718B (en) | 2019-01-21 | 2020-05-21 | 友達光電股份有限公司 | Driving apparatus and driving signal generating method thereof |
| CN109884878B (en) * | 2019-02-26 | 2023-02-24 | 珠海格力电器股份有限公司 | Control circuit with switching function and switching method of control circuit |
| CN112072706A (en) * | 2020-09-08 | 2020-12-11 | 湖南理工学院 | Inverter parallel operation synchronous phase locking method |
| CN112767673B (en) * | 2020-12-29 | 2023-02-28 | 中电科能源有限公司 | Distributed control system for high-power digital pulse power supply |
-
2004
- 2004-06-22 CN CNB2004100499571A patent/CN100479295C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1713480A (en) | 2005-12-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103377083B (en) | For the method for the automated system for running redundancy | |
| US6011821A (en) | Process for synchronization of matching circuits of a communication system with several modules | |
| CN101378267B (en) | Primary and secondary switching device, and switching method using the same | |
| CN100479295C (en) | Synchronized switching controller and its control for parallel uninterrupted power supply | |
| CN104516306B (en) | The automated system of redundancy | |
| CN102055633B (en) | Satellite-borne double-CAN (Controller Area Network) bus node failure self-restoration system | |
| CN202004776U (en) | Redundant hot swapping system | |
| JPH08123520A (en) | Driving control commanding device, system and method for controlling synchronism between plural driving control commanders | |
| US6021057A (en) | Inverter system | |
| CN115001618A (en) | Synchronous serial time-sharing multiplexing bus method applied to high-voltage cascade equipment | |
| CN103793300A (en) | Fast active-standby switching device in hot-standby system and active-standby switching method | |
| CN113625540A (en) | Dual-computer hot standby control method and device and dual-computer hot standby system | |
| CN111045863B (en) | Sensor data distribution network fault tolerance architecture and method | |
| EP0507299B1 (en) | Loosely coupled multiplexing control apparatus | |
| CN203733107U (en) | Quick active/standby shifting device in active-standby system | |
| CN111891184B (en) | Train LCU control system based on two-by-two and two-out-of-two | |
| CN212324117U (en) | RS485 bus multi-host competition switching system | |
| CN105226810A (en) | Many ups systems power supply synchronization system and method | |
| CN219087145U (en) | Looped network redundant field bus controller | |
| CN211906076U (en) | Comprehensive test platform of suspension controller | |
| JPH0876822A (en) | Drive control command device and synchronization control system and method for plural drive control command devices | |
| CN2547070Y (en) | Communication processing apparatus | |
| CN109525350B (en) | Module synchronization control method based on asynchronous serial port synchronization source | |
| CN114253771A (en) | Output data smooth switching method based on two-by-two-out-of-two safety platform | |
| CN115903629A (en) | Industrial control system and control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20180704 Address after: California, USA Patentee after: Global innovation polymerization LLC Address before: 518057, Nanshan District high tech Industrial Park, Guangdong province Shenzhen science and technology south road Zhongxing building A block 6 Patentee before: ZTE Corp. |
|
| TR01 | Transfer of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090415 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |