CN100440174C - 使用锁定高速缓冲存储器用于直接存入的系统和方法 - Google Patents

使用锁定高速缓冲存储器用于直接存入的系统和方法 Download PDF

Info

Publication number
CN100440174C
CN100440174C CNB2005100826347A CN200510082634A CN100440174C CN 100440174 C CN100440174 C CN 100440174C CN B2005100826347 A CNB2005100826347 A CN B2005100826347A CN 200510082634 A CN200510082634 A CN 200510082634A CN 100440174 C CN100440174 C CN 100440174C
Authority
CN
China
Prior art keywords
cache
data
locking
subsystem
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005100826347A
Other languages
English (en)
Chinese (zh)
Other versions
CN1766853A (zh
Inventor
迈克尔·诺曼·戴
查尔斯·约翰斯
苏翁·特鲁翁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN1766853A publication Critical patent/CN1766853A/zh
Application granted granted Critical
Publication of CN100440174C publication Critical patent/CN100440174C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0848—Partitioned cache, e.g. separate instruction and operand caches
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0875—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
CNB2005100826347A 2004-10-28 2005-07-06 使用锁定高速缓冲存储器用于直接存入的系统和方法 Expired - Fee Related CN100440174C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/976,263 US7290107B2 (en) 2004-10-28 2004-10-28 Direct deposit using locking cache
US10/976,263 2004-10-28

Publications (2)

Publication Number Publication Date
CN1766853A CN1766853A (zh) 2006-05-03
CN100440174C true CN100440174C (zh) 2008-12-03

Family

ID=36263476

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005100826347A Expired - Fee Related CN100440174C (zh) 2004-10-28 2005-07-06 使用锁定高速缓冲存储器用于直接存入的系统和方法

Country Status (3)

Country Link
US (2) US7290107B2 (https=)
JP (1) JP5039913B2 (https=)
CN (1) CN100440174C (https=)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7290106B2 (en) * 2004-10-28 2007-10-30 International Business Machines Corporation Method for processor to use locking cache as part of system memory
US7290107B2 (en) * 2004-10-28 2007-10-30 International Business Machines Corporation Direct deposit using locking cache
US7533238B2 (en) * 2005-08-19 2009-05-12 International Business Machines Corporation Method for limiting the size of a local storage of a processor
US7596661B2 (en) * 2005-09-01 2009-09-29 Mediatek Inc. Processing modules with multilevel cache architecture
JP2008226141A (ja) * 2007-03-15 2008-09-25 Toshiba Corp プログラムおよび情報処理装置
US8117412B2 (en) * 2008-03-12 2012-02-14 GM Global Technology Operations LLC Securing safety-critical variables
CN102567220A (zh) * 2010-12-10 2012-07-11 中兴通讯股份有限公司 Cache存取的控制方法及装置
CN103019954A (zh) * 2011-09-22 2013-04-03 瑞昱半导体股份有限公司 高速缓存装置与高速缓存数据存取方法
CN104281443B (zh) * 2013-07-12 2020-06-26 锐迪科（重庆）微电子科技有限公司 利用tcm实现代码、数据替换的方法
CN103473184B (zh) * 2013-08-01 2016-08-10 记忆科技(深圳)有限公司 文件系统的缓存方法及系统
US20170083461A1 (en) * 2015-09-22 2017-03-23 Qualcomm Incorporated Integrated circuit with low latency and high density routing between a memory controller digital core and i/os
US20200218659A1 (en) * 2019-01-09 2020-07-09 Alibaba Group Holding Limited Systems and methods for secure locking of a cache region
CN113934654B (zh) * 2021-09-26 2026-04-10 新华三信息安全技术有限公司 数据缓存加载方法及装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5732242A (en) * 1995-03-24 1998-03-24 Silicon Graphics, Inc. Consistently specifying way destinations through prefetching hints
US5737565A (en) * 1995-08-24 1998-04-07 International Business Machines Corporation System and method for diallocating stream from a stream buffer
US20010001873A1 (en) * 1998-07-31 2001-05-24 Hewlett-Packard Company Method and apparatus for replacing cache lines in a cache memory

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3495266B2 (ja) 1998-11-13 2004-02-09 Ｎｅｃエレクトロニクス株式会社 キャッシュロック装置及びキャッシュロック方法
US6282637B1 (en) * 1998-12-02 2001-08-28 Sun Microsystems, Inc. Partially executing a pending atomic instruction to unlock resources when cancellation of the instruction occurs
US6859862B1 (en) * 2000-04-07 2005-02-22 Nintendo Co., Ltd. Method and apparatus for software management of on-chip cache
EP1182567B1 (en) * 2000-08-21 2012-03-07 Texas Instruments France Software controlled cache configuration
GB2368150B (en) * 2000-10-17 2005-03-30 Advanced Risc Mach Ltd Management of caches in a data processing apparatus
JP4822598B2 (ja) * 2001-03-21 2011-11-24 ルネサスエレクトロニクス株式会社 キャッシュメモリ装置およびそれを含むデータ処理装置
US20030014596A1 (en) * 2001-07-10 2003-01-16 Naohiko Irie Streaming data cache for multimedia processor
US7155572B2 (en) * 2003-01-27 2006-12-26 Advanced Micro Devices, Inc. Method and apparatus for injecting write data into a cache
US7120651B2 (en) * 2003-08-01 2006-10-10 Oracle International Corporation Maintaining a shared cache that has partitions allocated among multiple nodes and a data-to-partition mapping
US20060065992A1 (en) * 2004-04-16 2006-03-30 Hutchinson Gerald A Mono and multi-layer articles and compression methods of making the same
US7290106B2 (en) * 2004-10-28 2007-10-30 International Business Machines Corporation Method for processor to use locking cache as part of system memory
US7290107B2 (en) 2004-10-28 2007-10-30 International Business Machines Corporation Direct deposit using locking cache

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5732242A (en) * 1995-03-24 1998-03-24 Silicon Graphics, Inc. Consistently specifying way destinations through prefetching hints
US5737565A (en) * 1995-08-24 1998-04-07 International Business Machines Corporation System and method for diallocating stream from a stream buffer
US20010001873A1 (en) * 1998-07-31 2001-05-24 Hewlett-Packard Company Method and apparatus for replacing cache lines in a cache memory

Also Published As

Publication number Publication date
JP2006134324A (ja) 2006-05-25
US20060095669A1 (en) 2006-05-04
US7290107B2 (en) 2007-10-30
JP5039913B2 (ja) 2012-10-03
HK1090451A1 (en) 2006-12-22
CN1766853A (zh) 2006-05-03
US7590802B2 (en) 2009-09-15
US20080040549A1 (en) 2008-02-14

Similar Documents

Publication Publication Date Title
US7827354B2 (en) Victim cache using direct intervention
US7590802B2 (en) Direct deposit using locking cache
CN103257933B (zh) 无序处理器中的事务存储器执行的方法、设备和系统
US5940856A (en) Cache intervention from only one of many cache lines sharing an unmodified value
US7305523B2 (en) Cache memory direct intervention
US5946709A (en) Shared intervention protocol for SMP bus using caches, snooping, tags and prioritizing
US5963974A (en) Cache intervention from a cache line exclusively holding an unmodified value
KR100273039B1 (ko) 멀티프로세서 데이터 처리 시스템의 캐쉬 일관성을 유지하기위한 캐쉬 일관성 프로토콜 제공 방법 및시스템
US20170242794A1 (en) Associative and atomic write-back caching system and method for storage subsystem
US5940864A (en) Shared memory-access priorization method for multiprocessors using caches and snoop responses
US20020169935A1 (en) System of and method for memory arbitration using multiple queues
US6751705B1 (en) Cache line converter
US6915396B2 (en) Fast priority determination circuit with rotating priority
CN106227674B (zh) 缓存一致性控制器及方法
US5943685A (en) Method of shared intervention via a single data provider among shared caches for SMP bus
US10949292B1 (en) Memory interface having data signal path and tag signal path
US20060080506A1 (en) Data replication in multiprocessor NUCA systems to reduce horizontal cache thrashing
US20040068624A1 (en) Computer system supporting both dirty-shared and non dirty-shared data processing entities
US20040215900A1 (en) System and method for reducing contention in a multi-sectored cache
US7596665B2 (en) Mechanism for a processor to use locking cache as part of system memory
US6950906B2 (en) System for and method of operating a cache
EP0533427B1 (en) Computer memory control system
CN1252142A (zh) 多处理器计算机系统中的读取操作
US6658536B1 (en) Cache-coherency protocol with recently read state for extending cache horizontally
JP3340047B2 (ja) マルチプロセッサシステムおよび複製タグの制御方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1090451

Country of ref document: HK

C14 Grant of patent or utility model
GR01 Patent grant
REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1090451

Country of ref document: HK

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20081203

Termination date: 20200706

CF01 Termination of patent right due to non-payment of annual fee