CN100431155C - Semiconductor device and method for fabricating the same - Google Patents
Semiconductor device and method for fabricating the same Download PDFInfo
- Publication number
- CN100431155C CN100431155C CNB2005100095712A CN200510009571A CN100431155C CN 100431155 C CN100431155 C CN 100431155C CN B2005100095712 A CNB2005100095712 A CN B2005100095712A CN 200510009571 A CN200510009571 A CN 200510009571A CN 100431155 C CN100431155 C CN 100431155C
- Authority
- CN
- China
- Prior art keywords
- film
- hydrogen
- diffusion block
- semiconductor device
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 251
- 238000000034 method Methods 0.000 title claims description 85
- 239000001257 hydrogen Substances 0.000 claims abstract description 593
- 229910052739 hydrogen Inorganic materials 0.000 claims abstract description 593
- 238000009792 diffusion process Methods 0.000 claims abstract description 579
- 239000003990 capacitor Substances 0.000 claims abstract description 215
- 239000000758 substrate Substances 0.000 claims abstract description 39
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 369
- 150000002431 hydrogen Chemical class 0.000 claims description 219
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 138
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 133
- 239000007789 gas Substances 0.000 claims description 103
- 239000010936 titanium Substances 0.000 claims description 73
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 50
- 238000010438 heat treatment Methods 0.000 claims description 50
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 45
- 230000015572 biosynthetic process Effects 0.000 claims description 45
- 229910052710 silicon Inorganic materials 0.000 claims description 45
- 239000010703 silicon Substances 0.000 claims description 45
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 43
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 43
- 229910044991 metal oxide Inorganic materials 0.000 claims description 41
- 150000004706 metal oxides Chemical class 0.000 claims description 41
- MEYZYGMYMLNUHJ-UHFFFAOYSA-N tunicamycin Natural products CC(C)CCCCCCCCCC=CC(=O)NC1C(O)C(O)C(CC(O)C2OC(C(O)C2O)N3C=CC(=O)NC3=O)OC1OC4OC(CO)C(O)C(O)C4NC(=O)C MEYZYGMYMLNUHJ-UHFFFAOYSA-N 0.000 claims description 36
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 35
- 229910052721 tungsten Inorganic materials 0.000 claims description 35
- 239000010937 tungsten Substances 0.000 claims description 35
- 238000004519 manufacturing process Methods 0.000 claims description 25
- 230000003647 oxidation Effects 0.000 claims description 23
- 238000007254 oxidation reaction Methods 0.000 claims description 23
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 19
- 239000012528 membrane Substances 0.000 claims description 19
- 239000001301 oxygen Substances 0.000 claims description 19
- 229910052760 oxygen Inorganic materials 0.000 claims description 19
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 14
- 229910052719 titanium Inorganic materials 0.000 claims description 14
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 claims description 3
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 3
- 229910001936 tantalum oxide Inorganic materials 0.000 claims description 3
- 229910015802 BaSr Inorganic materials 0.000 claims description 2
- 229910020684 PbZr Inorganic materials 0.000 claims description 2
- 229910002367 SrTiO Inorganic materials 0.000 claims description 2
- 239000004020 conductor Substances 0.000 abstract 6
- 125000004435 hydrogen atom Chemical class [H]* 0.000 abstract 5
- 238000009413 insulation Methods 0.000 abstract 5
- 239000010408 film Substances 0.000 description 1404
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 354
- 239000011229 interlayer Substances 0.000 description 182
- 239000010410 layer Substances 0.000 description 143
- 230000004888 barrier function Effects 0.000 description 141
- 238000012986 modification Methods 0.000 description 85
- 230000004048 modification Effects 0.000 description 85
- 229910052751 metal Inorganic materials 0.000 description 71
- 239000002184 metal Substances 0.000 description 71
- 238000005229 chemical vapour deposition Methods 0.000 description 42
- PNEYBMLMFCGWSK-UHFFFAOYSA-N Alumina Chemical compound [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 15
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 15
- 238000005516 engineering process Methods 0.000 description 15
- 239000000463 material Substances 0.000 description 15
- 238000001259 photo etching Methods 0.000 description 14
- 230000006870 function Effects 0.000 description 13
- 229920002120 photoresistant polymer Polymers 0.000 description 12
- 230000000694 effects Effects 0.000 description 11
- 230000009467 reduction Effects 0.000 description 11
- 208000037656 Respiratory Sounds Diseases 0.000 description 10
- 238000007789 sealing Methods 0.000 description 10
- 238000004544 sputter deposition Methods 0.000 description 10
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 10
- 229910016570 AlCu Inorganic materials 0.000 description 9
- 229910045601 alloy Inorganic materials 0.000 description 9
- 239000000956 alloy Substances 0.000 description 9
- 230000000052 comparative effect Effects 0.000 description 9
- 238000005530 etching Methods 0.000 description 9
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 9
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 8
- 238000003795 desorption Methods 0.000 description 7
- 239000006185 dispersion Substances 0.000 description 7
- 238000005498 polishing Methods 0.000 description 7
- 238000012360 testing method Methods 0.000 description 7
- 229910052782 aluminium Inorganic materials 0.000 description 6
- 230000006378 damage Effects 0.000 description 6
- 230000006866 deterioration Effects 0.000 description 6
- 239000003989 dielectric material Substances 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 229920001721 polyimide Polymers 0.000 description 5
- RPAJSBKBKSSMLJ-DFWYDOINSA-N (2s)-2-aminopentanedioic acid;hydrochloride Chemical compound Cl.OC(=O)[C@@H](N)CCC(O)=O RPAJSBKBKSSMLJ-DFWYDOINSA-N 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052786 argon Inorganic materials 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 4
- 125000004430 oxygen atom Chemical group O* 0.000 description 4
- 229910052697 platinum Inorganic materials 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 239000007772 electrode material Substances 0.000 description 3
- 230000002708 enhancing effect Effects 0.000 description 3
- 230000010287 polarization Effects 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 239000001307 helium Substances 0.000 description 2
- 229910052734 helium Inorganic materials 0.000 description 2
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 2
- GPRLSGONYQIRFK-UHFFFAOYSA-N hydron Chemical compound [H+] GPRLSGONYQIRFK-UHFFFAOYSA-N 0.000 description 2
- 239000003595 mist Substances 0.000 description 2
- 239000009719 polyimide resin Substances 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 238000004611 spectroscopical analysis Methods 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 1
- 240000001439 Opuntia Species 0.000 description 1
- 229910004121 SrRuO Inorganic materials 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000007850 degeneration Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000013021 overheating Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000003980 solgel method Methods 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- -1 this.In addition Chemical compound 0.000 description 1
Images
Landscapes
- Semiconductor Memories (AREA)
Abstract
The semiconductor device comprises a first insulation film 26 formed over a semiconductor substrate 10, first conductor plug 32 buried in a first contact hole 28 a formed down to a source/drain diffused layer 22, a capacitor 44 formed over the first insulation film 26, a first hydrogen diffusion preventing film 48 formed over the first insulation film 26, covering the capacitor 44, a second insulation film 50 formed over the first hydrogen diffusion preventing film and having the surface planarized, a second hydrogen diffusion preventing film 52 formed over the first hydrogen diffusion preventing film 26 and having the surface planarized, a second hydrogen diffusion preventing film 52 formed over the second insulation film 50, second conductor plug 62 buried in a second contact hole 56 formed down to the lower electrode 38 or the upper electrode 42 of the capacitor 44, a third conductor plug 62 buried in a third contact hole 58 formed down to the first conductor plug 32, and an interconnection 64 connected to the second conductor plug 62 or the third conductor plug 62.
Description
Technical field
The method that the present invention relates to a kind of semiconductor device and make semiconductor device especially relates to a kind of comprising and uses high-k material or ferroelectric as the semiconductor device of the capacitor of dielectric film and the method for making this semiconductor device.
Background technology
Recently, use high-k material or ferroelectric to come into the picture as the dielectric film of capacitor.
Yet, when using high-k material and ferroelectric simply as the dielectric film of capacitor, in the later step of the oxygen in the dielectric film after dielectric film forms through regular meeting by hydrogen reduction, so capacitor can not have good electrology characteristic usually.When the water that is comprised when interlayer dielectric etc. arrived capacitor, the oxygen in the dielectric film can be by hydrogen reduction, so capacitor can not have good electrology characteristic.
As preventing that dielectric film is subjected to the method for hydrogen and water destruct, the someone proposed to form covering capacitor pellumina technology and go up the technology that forms pellumina at the interlayer dielectric (iner-layer insulationfilm) that is formed on the capacitor.Pellumina has the function that prevents hydrogen and water diffusion.Therefore, the technology of above-mentioned proposition can stop hydrogen and water to arrive dielectric film, can prevent that thus dielectric film is subjected to the destruction of hydrogen and water.For example, in the references 1 and 2 these technology have been proposed.
Following list of references discloses background technology of the present invention.
[references 1]
Japanese patent application is not examined the specification of publication number 2002-176149.
[references 2]
Japanese patent application is not examined the specification of publication number 2003-197878.
[references 3]
Japanese patent application is not examined the specification of publication number 2003-100994.
[references 41
The specification of Japanese Patent No. 3114710.
[patent reference 5]
Japanese patent application is not examined the specification of publication number 2003-229542.
Yet, making simply in the pellumina, be difficult to prevent that dielectric film is subjected to the destruction of hydrogen and water infalliblely.Dielectric film is subjected to the destruction of hydrogen and water and has reduced manufacturing output.
Summary of the invention
The object of the present invention is to provide and a kind ofly have height reliability and make high semiconductor device that comprises capacitor of output and the method for making this semiconductor device.
According to an aspect of the present invention, a kind of semiconductor device is provided, comprise: transistor comprises: be formed on the source/leakage diffusion layer that is formed with gate insulating film and forms in this Semiconductor substrate of these gate electrode both sides between gate electrode on the Semiconductor substrate and this Semiconductor substrate and this gate electrode; First dielectric film, it is formed on this Semiconductor substrate and this transistor; First conductive plug, it is buried in this first dielectric film, and this first conductive plug is connected to this source/leakage diffusion layer; Capacitor, it is formed on this first dielectric film, and this capacitor comprises bottom electrode, is formed on the dielectric film on this bottom electrode and is formed on top electrode on this dielectric film; First hydrogen diffusion block film, it is formed on this first dielectric film, covers this capacitor, is used to stop the diffusion of hydrogen; Second dielectric film, it is formed on this first hydrogen diffusion block film, and the surface of this second dielectric film is flattened; Second hydrogen diffusion block film, it is formed on the whole surface of this second dielectric film, is used to prevent the diffusion of hydrogen; Second conductive plug, it is buried in this first hydrogen diffusion block film, this second dielectric film and this second hydrogen diffusion block film, and this second conductive plug is connected to this bottom electrode or this top electrode; The 3rd conductive plug, it is buried in this first hydrogen diffusion block film, this second dielectric film and this second hydrogen diffusion block film, and the 3rd conductive plug is connected to this first conductive plug; And cross tie part, it is formed on this second hydrogen diffusion block film, and is connected to this second conductive plug or the 3rd conductive plug.
According to another aspect of the present invention, provide a kind of method of making semiconductor device, comprised the steps: on Semiconductor substrate, to form gate electrode, and be formed with gate insulating film between this Semiconductor substrate and this gate electrode; Formation source/leakage diffusion layer in this Semiconductor substrate of these gate electrode both sides; On this Semiconductor substrate, this gate electrode and this source/leakage diffusion layer, form first dielectric film; In this first dielectric film, form first contact hole down to this source/leakage diffusion layer; In this first contact hole, bury first conductive plug; Form capacitor on this first dielectric film, this capacitor comprises bottom electrode, be formed on the dielectric film on this bottom electrode and be formed on top electrode on this dielectric film; On this first dielectric film and this capacitor, be formed for stoping first hydrogen diffusion block film of hydrogen diffusion; On this first hydrogen diffusion block film, form second dielectric film; Polish the surface of this second dielectric film, with this surface of this second dielectric film of planarization; On the whole surface of this second dielectric film, be formed for preventing second hydrogen diffusion block film of hydrogen diffusion; In this first hydrogen diffusion block film, this second dielectric film and this second hydrogen diffusion block film, form second contact hole down to this bottom electrode or this top electrode; In this first hydrogen diffusion block film, this second dielectric film and this second hydrogen diffusion block film, form the 3rd contact hole down to this first conductive plug; In this second contact hole, bury second conductive plug, and in the 3rd contact hole, bury the 3rd conductive plug; On this second hydrogen diffusion block film, form the cross tie part that contacts with this second conductive plug or the 3rd conductive plug.
According to another aspect of the present invention, provide a kind of semiconductor device, comprised: capacitor, it is formed on the Semiconductor substrate, and this capacitor comprises bottom electrode, is formed on the dielectric film on this bottom electrode and is formed on top electrode on this dielectric film; Dielectric film, it is formed on this Semiconductor substrate and this capacitor, and the surface of this dielectric film is flattened; Smooth barrier film, it is formed on this dielectric film, is used to stop the diffusion of hydrogen and water; This barrier film comprises first film that is used to stop hydrogen and water diffusion and is used to alleviate second film by the stress due to this first film.
According to another aspect of the present invention, a kind of method of making semiconductor device is provided, comprise: form the step of capacitor on Semiconductor substrate, this capacitor comprises bottom electrode, be formed on the dielectric film on this bottom electrode and be formed on top electrode on this dielectric film; On this Semiconductor substrate and this capacitor, form the step of dielectric film; Polish the step of the surface of this dielectric film with the surface of this dielectric film of planarization; And the step that on this dielectric film, is formed for preventing the barrier film of hydrogen and water diffusion; The step that forms barrier film comprises: be formed for preventing hydrogen and water diffusion first film step and be formed for alleviating step by second film of stress due to this first film.
According to another aspect of the present invention, provide a kind of semiconductor device, having comprised: capacitor, it is formed on the Semiconductor substrate, and this capacitor comprises bottom electrode, is formed on the dielectric film on this bottom electrode and is formed on top electrode on this dielectric film; Dielectric film, it is formed on this Semiconductor substrate and this capacitor, and the surface of this dielectric film is flattened; And smooth barrier film, it is formed on this dielectric film, is used to prevent the diffusion of hydrogen and water; Wherein, this barrier film is by preventing that with mutual stacked being used to of second film of dielectric material a plurality of first films of hydrogen and water diffusion from forming.
According to another aspect of the present invention, a kind of method of making semiconductor device is provided, comprise: form the step of capacitor on Semiconductor substrate, this capacitor comprises bottom electrode, be formed on the dielectric film on this bottom electrode and be formed on top electrode on this dielectric film; On this Semiconductor substrate and this capacitor, form the step of dielectric film; Polish the step of the surface of this dielectric film with the surface of this dielectric film of planarization; And the step that on this dielectric film, is formed for preventing the smooth barrier film of hydrogen and water diffusion; In the step that forms barrier film, be used to prevent that second film of a plurality of first films that hydrogen and water spread and the dielectric material that forms is stacked mutually between described a plurality of first films.
According to the present invention, second hydrogen diffusion block film is formed on second dielectric film of planarization, and therefore second hydrogen diffusion block film is smooth.Smooth hydrogen diffusion block film has good coverage, guarantees to stop hydrogen etc.Therefore, the present invention can guarantee to prevent that hydrogen etc. from arriving the dielectric film of capacitor, and can prevent to form the metal oxide of capacitor dielectric film by hydrogen reduction.In addition, according to the present invention, by first conductive plug being connected to be buried in the source/leakage diffusion layer in first dielectric film, the 3rd conductive plug that is connected to first conductive plug is buried in second dielectric film, even thereby when forming second hydrogen diffusion block film on second dielectric film and under cross tie part, this cross tie part and source/leakage diffusion layer also can be electrically connected mutually and not destroy source/leakage diffusion layer.Therefore, according to the present invention, can provide to comprise semiconductor device capacitor, high reliability, high yield.
According to the present invention, barrier film is by first film that is used to prevent the diffusion of hydrogen and water and second film that is used to alleviate the stress that is caused by first film stacked forming mutually, like this can be so that the stress that barrier film causes diminish, and can prevent to apply big stress to capacitor.According to the present invention, can prevent that hydrogen and water from arriving capacitor, can prevent the exchange charge quantity Q of capacitor simultaneously fully
SWMinimizing.Therefore, according to the present invention, can provide to comprise capacitor with good electrical characteristic and semiconductor device with high yield.
According to the present invention, barrier film be by a plurality of first films that are used to prevent hydrogen and water diffusion stacked mutually form and first film between be formed with second film of dielectric material, can positively stop the diffusion of hydrogen and water like this.In addition, according to the present invention, the first thin film is stacked mutually and be formed with second film betwixt, thereby the situation thicker with respect to the total film thickness of first film can make the stress that is caused by barrier film less.Therefore, according to the present invention, can prevent the exchange charge quantity Q of capacitor
SWMinimizing, can positively prevent simultaneously hydrogen and water arrival capacitor.
Description of drawings
Fig. 1 is the sectional view according to the semiconductor device of first embodiment of the invention.
Fig. 2 A and Fig. 2 B are the coordinate diagram with the result of thermal desorption spec-troscopy (TDS) assessment hydrogen diffusion block film.
Fig. 3 is the exchange charge quantity Q of capacitor
SWVariation diagram.
Fig. 4 A and Fig. 4 B are the dispersion figure of bottom electrode contact resistance.
Fig. 5 A and Fig. 5 B be in the semiconductor device making method step according to the schematic cross-section of the semiconductor device of first embodiment of the invention, it illustrates this method (first).
Fig. 6 A and Fig. 6 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (second portion).
Fig. 7 A and Fig. 7 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (third part).
Fig. 8 A and Fig. 8 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 4th part).
Fig. 9 A and Fig. 9 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 5th part).
Figure 10 A and Figure 10 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 6th part).
Figure 11 A and Figure 11 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 7th part).
Figure 12 A and Figure 12 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 8th part).
Figure 13 A and Figure 13 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (Session 9).
Figure 14 A and Figure 14 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the tenth part).
Figure 15 be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the tenth part).
Figure 16 be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 12 part).
Figure 17 be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 13 part).
Figure 18 be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 14 part).
Figure 19 be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 15 part).
Figure 20 be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 16 part).
Figure 21 be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (the 17 part).
Figure 22 is the membrane stress figure of hydrogen diffusion block film.
Figure 23 is the sectional view according to the semiconductor device of the modification 1 of first embodiment of the invention.
Figure 24 is the sectional view according to the semiconductor device of the modification 2 of first embodiment of the invention.
Figure 25 is the sectional view according to the semiconductor device of the modification 3 of first embodiment of the invention.
Figure 26 is the sectional view according to the semiconductor device of second embodiment of the invention.
Figure 27 A and Figure 27 B be in the semiconductor device making method step according to second embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (first).
Figure 28 A and Figure 28 B be in the semiconductor device making method step according to second embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (second portion).
Figure 29 is the sectional view according to the semiconductor device of the modification 1 of second embodiment of the invention.
Figure 30 is the sectional view according to the semiconductor device of the modification 2 of second embodiment of the invention.
Figure 31 is the sectional view according to the semiconductor device of the modification 3 of second embodiment of the invention.
Figure 32 is the sectional view according to the semiconductor device of the modification 4 of second embodiment of the invention.
Figure 33 is the sectional view according to the semiconductor device of the modification 5 of second embodiment of the invention.
Figure 34 is the sectional view according to the semiconductor device of the modification 6 of second embodiment of the invention.
Figure 35 is the sectional view according to the semiconductor device of third embodiment of the invention.
Figure 36 A and Figure 36 B be in the semiconductor device making method step according to third embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (first).
Figure 37 A and Figure 37 B be in the semiconductor device making method step according to first embodiment of the invention the schematic cross-section of semiconductor device, it illustrates this method (second portion).
Figure 38 is the sectional view of semiconductor device of the modification 1 of a third embodiment in accordance with the invention.
Figure 39 is the sectional view of semiconductor device of the modification 2 of a third embodiment in accordance with the invention.
Embodiment
First embodiment
Explain according to the semiconductor device of the first embodiment of the present invention and the method for making this semiconductor device below in conjunction with Fig. 1 to Figure 22.
Semiconductor device
At first, will be in conjunction with the semiconductor device of Fig. 1 to Fig. 4 explanation according to present embodiment.Fig. 1 is the sectional view according to the semiconductor device of present embodiment.In Fig. 1, show memory cell region 2 in the left side of figure, show peripheral circuit region 4 on the right side of figure.
As shown in Figure 1, on the Semiconductor substrate 10 of for example silicon, formed the device isolation regions 12 that limits device area.In the Semiconductor substrate 10 that is formed with device isolation regions 12, form trap 14a, 14b.
On the Semiconductor substrate 10 that is formed with trap 14a and 14b, form gate electrode (grid line) 18, between gate electrode 18 and Semiconductor substrate 10, form gate insulating film 16.Sidewall at gate electrode 18 forms side wall insulating film 20.
In the both sides of each gate electrode 18 that is formed with side wall insulating film 20, formation source/leakage diffusion layer 22.So just formed transistor 24, each transistor all comprises gate electrode 18 and source/leakage diffusion layer 22.
On the Semiconductor substrate 10 that is formed with transistor 24, form interlayer dielectric 26.The surface of interlayer dielectric 26 is flattened.
In interlayer dielectric 26, form down to the source/the contact hole 28a of leakage diffusion layer 22.In interlayer dielectric 26, form contact hole 28b down to grid line (gate electrode) 18.
Forming thickness in contact hole 28a, 2gb for example is the Ti film of 20 to 60 nanometers.Forming thickness in the contact hole that is formed with the Ti film for example is the TiN film of 30 to 50 nanometers.Ti film and TiN film form barrier metal film 30.
The conductive plug 32 of tungsten (W) is buried in contact hole 28a, the 28b that is formed with barrier metal film 30.
For example forming on the interlayer dielectric 26 of having buried conductive plug 32, thickness is the SiON film 34 of 100 nanometers.SiON film 34 is to be used to prevent the surperficial oxidized of buried conductive plug 32.
For example, can form the SiON film as oxidation block film 34.Yet oxidation block film 34 is the SiON film not necessarily.For example can use silicon oxide film as oxidation block film 34.
For example forming on oxidation block film 34, thickness is the silicon oxide film 36 of 130 nanometers.
On silicon oxide film 36, form the bottom electrode 38 of capacitor 44.Bottom electrode 38 is formed by tunic, and this tunic comprises: for example, thickness is that the pellumina 38a of 20 to 100 nanometers is the Pt film of 100 to 300 nanometers with the thickness that is formed on the pellumina 38a then.The thickness of Pt film 38b is set at 175 nanometers.
On bottom electrode 38, form the dielectric film 40 of capacitor 44.Dielectric film 40 is that the ferroelectric film of 150 nanometers forms by for example thickness.For example, use PbZr
1-xTi
xO
3Film (PZT film) is as ferroelectric film.
On dielectric film 40, form the top electrode 42 of capacitor 44.Top electrode 42 is the IrO of 10 to 100 nanometers by for example thickness
XFilm 42a, thickness are the IrO of 100 to 300 nanometers
YFilm 42b and thickness are that the Pt film 42c of 20 to 100 nanometers forms according to the order that the latter is placed on the former successively.IrO
YThe thickness of film 42b is set to 50 nanometers.The thickness of Pt film 42c is set to 75 nanometers.IrO
YThe component ratio Y of oxygen is arranged to be higher than IrO among the film 42b
XThe component ratio X of oxygen among the film 42a.
So just formed capacitor 44, described capacitor comprises bottom electrode 38, dielectric film 40 and top electrode 42 separately.
Form hydrogen diffusion block film (barrier film) 46 on dielectric film 40 and top electrode 42, it has covered the upper surface and the side surface of dielectric film 40 and top electrode 42.Hydrogen diffusion block film 46 is aluminium oxide (Al for example
2O
3).The thickness of hydrogen diffusion block film 46 for example is set at 20 to 150 nanometers.Hydrogen diffusion block film 46 has the effect that prevents the hydrogen diffusion.Hydrogen diffusion block film 46 not only has the effect that prevents the hydrogen diffusion, also has the effect of anti-sealing diffusion.When hydrogen and water arrived the dielectric film 40 of capacitor 44, the metal oxide that forms dielectric film 40 was by hydrogen reduction, thereby the electrology characteristic of capacitor 44 is degenerated.Hydrogen diffusion block film 46 is formed and has covered upper surface and the side surface of dielectric film 40 with top electrode 42, thereby can prevent that hydrogen and water from reaching dielectric film 40, and the degeneration of electrology characteristic that can suppression capacitor 44.
Form hydrogen diffusion block film 48 at silicon oxide film 36 and on by the capacitor 44 of hydrogen diffusion block film 46 coverings.For example, hydrogen diffusion block film 48 is the pellumina of 20 to 100 nanometers for for example thickness.
On hydrogen diffusion block film 48, for example forming, thickness is the film formed interlayer dielectric 50 of silica of 1000 nanometers.The surface of interlayer dielectric 50 is flattened.
In the present embodiment, interlayer dielectric 50 is to be formed by silicon oxide film, but the material of interlayer dielectric 50 is not limited to silicon oxide film.For example, interlayer dielectric 50 can be formed by the dielectric inorganic film aptly.
On silicon oxide film 50, form hydrogen diffusion block film (barrier film) 52.Hydrogen diffusion block film 52 is to be that the pellumina of 50 to 100 nanometers forms by for example thickness.The hydrogen diffusion block film 52 of pellumina not only has the function that prevents the hydrogen diffusion, also has the function of anti-sealing diffusion.Because hydrogen diffusion block film 52 is formed on the silicon oxide film 50 that is flattened, thus hydrogen diffusion block film 52 corresponding be smooth.
Form formation hydrogen diffusion block film 52 with the plane on interlayer dielectric 50 is owing to following reason.
That is, there is the hydrogen diffusion block film coverage that forms on the interlayer dielectric of step not good, can't prevents the diffusion of hydrogen and water fully on the surface.Arrive the hydrogen of dielectric film and water and can reduce the metal oxide that forms dielectric film, thereby worsen the electrology characteristic of capacitor by hydrogen.
Yet, in the present embodiment, be formed on the interlayer dielectric 50 of planarization, so hydrogen diffusion block film 52 is formed the form on plane because hydrogen spreads block film 52.The hydrogen diffusion block film 52 on plane has good coverage, can guarantee to stop hydrogen and water.In addition, in the present embodiment, hydrogen diffusion block film 52 is the belows that are formed at first metal interconnecting layer of describing subsequently 64; When forming the interlayer dielectric of describing subsequently 70, hydrogen diffusion block film 52 can prevent that hydrogen and water from arriving capacitor 44.Therefore,, can stop hydrogen and water to arrive the dielectric film 40 of capacitor 44, and the metal oxide of dielectric film 40 that can prevent to form capacitor 44 is by hydrogen reduction according to present embodiment.Therefore, according to present embodiment, can guarantee to prevent the deterioration of capacitor 44 electrology characteristics.
For this reason, in the present embodiment, on capacitor 44, form smooth hydrogen diffusion block film 52.
The membrane stress of hydrogen diffusion block film 52 is set at, and for example 5 * 10
8Dyn/cm
2Or it is littler.In the present embodiment, to be configured to so low be owing to following reason to the membrane stress of hydrogen diffusion block film 52.
That is, when the membrane stress of hydrogen diffusion block film 52 was higher, stress can be applied on the capacitor 44, and the exchange charge quantity of capacitor 44 (switching charge quantity) Q
SWUsually can reduce.Exchange charge quantity Q
SWBe the poor of amount of charge by polarization exchange and non-exchange charge quantity.
On hydrogen diffusion block film 52, form for example dielectric film 54 of silicon oxide film.The thickness of dielectric film 54 is set at, for example 200 to 300 nanometers.
In the present embodiment, dielectric film 54 is to be formed by silicon oxide film, but is not necessarily formed by silicon oxide film.For example, dielectric film 54 can be by SiON film, silicon nitride film (Si
3N
4Film) or other film form.
In the present embodiment, forming dielectric film 54 on hydrogen diffusion block film 52 is owing to following reason.
That is, when dielectric film was not formed on the hydrogen diffusion block film 52, hydrogen diffusion block film 52 can be degenerated in a step after forming hydrogen diffusion block film 52 usually, and hydrogen diffusion block film 52 can't have the function that prevents the hydrogen diffusion fully usually.When dielectric film 54 is not formed on the hydrogen diffusion block film 52, can etching hydrogen diffusion block film 52 when patterning cross tie part (interconnections).When directly forming cross tie part on hydrogen diffusion block film 52, the reliability of cross tie part is lower usually.In order to prevent this inconvenience, in the present embodiment, on hydrogen diffusion block film 52, form dielectric film 54.
In dielectric film 54, hydrogen diffusion block film 52, interlayer dielectric 50, hydrogen diffusion block film 48 and hydrogen diffusion block film 46, form the contact hole 56 that arrives top electrode 42 downwards.In dielectric film 54, hydrogen diffusion block film 52, interlayer dielectric 50, hydrogen diffusion block film 48 and hydrogen diffusion block film 46, form the contact hole (not shown) that arrives bottom electrode 38 downwards.In dielectric film 54, hydrogen diffusion block film 52, interlayer dielectric 50, hydrogen diffusion block film 48, silicon oxide film 36 and oxidation block film 34, form the contact hole 58 that arrives conductive plug 32 downwards.
In contact hole 58, for example forming, thickness is the barrier metal film 60 of 20 to 100 nano TiN films.
The conductive plug 62 of tungsten is buried in the contact hole 56,58 that has formed barrier metal film 60.
In contact hole 56,58, only form TiN film 60, and do not form the Ti film; And the conductive plug 62 of tungsten is buried in the contact hole 56,58 that only is formed with TiN film 60; This is owing to following reason.
That is, when conductive plug is formed by tungsten, in contact hole, form the tunic of Ti film and TiN film usually, and the conductive plug of tungsten is buried in the contact hole of the tunic that has formed Ti film and TiN film.Yet, when the top electrode of Ti film contacting capacitor, form the IrO of capacitor top electrode
XTitanium atom in oxygen atom in the film and the Ti film reacts, and generates the TiO that increases contact resistance between top electrode and the conductive plug
X
The Ti film is to be used to guarantee that conductive plug is bonded in lower floor.In the time just can guaranteeing that conductive plug is bonded in the lower floor without the Ti film, the Ti film is just not necessarily essential.
In the present embodiment, following one deck of conductive plug 62 is the conductive plug 32 of tungsten, and need not the Ti film just can guarantee that conductive plug 62 is adhered to down one deck in contact hole 56,58.Therefore, in the present embodiment, in contact hole 56,58, do not form the Ti film, but in contact hole 56,58, only form TiN film 60, and in the contact hole 56,58 that has formed TiN film 60, form the conductive plug 62 of tungsten.Following situation can not take place: IrO like this, in the present embodiment that form the top electrode 42 of capacitor 44
X Film 42a and IrO
YTitanium atom in oxygen atom among the film 42b and the Ti film reacts and generates TiO
XContact resistance between top electrode 42 and the conductive plug 62 correspondingly increases.Therefore, according to present embodiment, this semiconductor device can have good electrology characteristic.
Forming a cross tie part (first metal interconnecting layer) 64 that is positioned on the conductive plug 62 on the dielectric film 54.Cross tie part 64 is to be formed by following tunic, and this tunic is made up of the TiN film that for example thickness is the Ti film of 60 nanometers, TiN film that thickness is 30 nanometers, thickness is 360 nanometers AlCu alloy film, Ti film that thickness is 5 nanometers and thickness are 70 nanometers.
In the present embodiment, cross tie part 64 does not have directly but is connected to the top electrode 42 and the bottom electrode 38 of capacitor 44 by conductive plug 62, and its reason is as follows.
That is, when cross tie part is directly connected to top electrode and bottom electrode, have following risk: as the Al of cross tie part material with as the Pt interreaction of capacitor top electrode and lower electrode material and form product.When Al and Pt react to each other, and when forming a large amount of product, in interlayer dielectric etc. crackle appears through regular meeting, and this is a factor that causes semiconductor device reliability to reduce.
In the present embodiment, cross tie part 64 is connected to the top electrode 42 and the bottom electrode 38 of capacitor 44 by conductive plug 62, therefore as the Al of the material of cross tie part 64 and not interreaction of Pt, can correspondingly not form product as the material of the top electrode 42 of capacitor 44 and bottom electrode 38 yet.Therefore, according to present embodiment, can stop Al and Pt to react to each other and form product.Can prevent the reduction of semiconductor device reliability.
On the dielectric film 54 that is formed with cross tie part 64, form silicon oxide film 66.On silicon oxide film 66, form silicon oxide film 68 again.The surface of silicon oxide film 68 is flattened.Silicon oxide film 66 forms interlayer dielectric 70 with silicon oxide film 68.The total film thickness of interlayer dielectric 70 is set at, for example 1275 nanometers.
In interlayer dielectric 66,68, form contact hole 72 down to cross tie part 64.
In contact hole 72, for example forming, thickness is the Ti film of 10 nanometers.In the contact hole 72 that is formed with the Ti film, forming thickness is the TiN film of 3.5 to 7 nanometers.Ti film and TiN film form barrier metal film 74.
In the contact hole 72 that is formed with barrier metal film 74, bury the conductive plug 76 of tungsten.
On the interlayer dielectric 66,68 of burying conductive plug 76, form the cross tie part (second metal interconnecting layer) 78 that is connected with conductive plug 76.Cross tie part 78 is to be formed by following tunic, the TiN film that the AlCu alloy film that for example thickness is the Ti film of 60 nanometers, TiN film that thickness is 30 nanometers, thickness is 360 nanometers, the Ti film that thickness is 5 nanometers and thickness are 70 nanometers.
On interlayer dielectric 70 and cross tie part 78, form silicon oxide film 80.On silicon oxide film 80, form silicon oxide film 82.The surface of silicon oxide film 82 is flattened.Silicon oxide film 80 forms interlayer dielectric 84 with silicon oxide film 82.
In interlayer dielectric 84, form contact hole 86 down to cross tie part 78.
For example forming in contact hole 86, thickness is the Ti film of 10 nanometers.Forming thickness in the contact hole 86 that is formed with the Ti film is the TiN film of 3.5 to 7 nanometers.Ti film and TiN film form barrier metal film 88.
In the contact hole 86 that is formed with barrier metal film, bury the conductive plug 90 of tungsten.
In the interlayer dielectric 84 of burying conductive plug 90, form the cross tie part that is connected with conductive plug 90
(the 3rd metal interconnecting layer) 92.Cross tie part 92 is to be formed by following tunic, and this tunic is made up of the TiN film that for example thickness is the Ti film of 60 nanometers, TiN film that thickness is 30 nanometers, thickness is 360 nanometers AlCu alloy film, Ti film that thickness is 5 nanometers and thickness are 70 nanometers.
For example forming on interlayer dielectric 84 and cross tie part 92, thickness is the silicon oxide film 94 of 200 to 300 nanometers.
For example forming on silicon oxide film 94, thickness is the silicon nitride film 96 of 500 nanometers.
On silicon nitride film 96, form thickness for example and be 2 to 20 microns polyimide resin 98.
In polyimide resin 98, silicon nitride film 96 and silicon oxide film 94, form perforate (not shown) down to the electrode pad (not shown).
So just constituted semiconductor device according to present embodiment.
One according to the semiconductor device of present embodiment is characterised in that, forms smooth hydrogen diffusion block film 52 between the capacitor 44 and first metal interconnecting layer 64.
There is the hydrogen diffusion block film coverage that forms on the interlayer dielectric of step not good on the surface, can't prevents the diffusion of hydrogen and water fully.Behind the dielectric film of hydrogen and water arrival capacitor, the metal oxide that forms dielectric film is by hydrogen reduction, thereby the electrology characteristic of capacitor is degenerated.
On the other hand, in the present embodiment,, be smooth so hydrogen spreads block film 52 because hydrogen diffusion block film 52 is formed on the interlayer dielectric 50 of planarization.Smooth hydrogen diffusion block film 52 has good coverage, can guarantee to stop hydrogen and water.In addition, in the present embodiment, hydrogen diffusion block film 52 is the belows that are formed at first metal interconnecting layer 64, and this hydrogen diffusion block film 52 can prevent that hydrogen and water from arriving capacitor 44 when forming interlayer dielectric 70.Therefore, present embodiment can guarantee to stop hydrogen and water to arrive the dielectric film 40 of capacitor 44, thereby the metal oxide of dielectric film 40 that can prevent to form capacitor 44 is by hydrogen reduction.Therefore, according to present embodiment, can guarantee to prevent the deterioration of capacitor 44 electrology characteristics.
A principal character according to the semiconductor device of present embodiment is that conductive plug 62 is not directly but is connected to source/leakage diffusion layer 22 by conductive plug 32.
When conductive plug 62 source of being directly connected to/leakage diffusion layer 22, not only interlayer dielectric 50,26 etc., and hydrogen diffusion block film 52 all want etched with formation down to the source/contact hole of leakage diffusion layer 22.Form down to the source/contact hole of leakage diffusion layer 22 and non-source of damage/leakage diffusion layer 22 is very difficult, because the etching characteristic of the etching characteristic of hydrogen diffusion block film 52 and interlayer dielectric 50,26 etc. differs widely.
In the present embodiment, the conductive plug 32 that is connected to source/leakage diffusion layer 22 is buried in the interlayer dielectric 26 in advance, and the conductive plug 62 that is connected to conductive plug 32 is buried in interlayer dielectric 50 etc., and cross tie part 64 can be electrically connected mutually with source/leakage diffusion layer 22 and source of damage/leakage diffusion layer 22 not like this.Therefore, the semiconductor device according to present embodiment can have high reliability and high manufacturing output.
A principal character according to the semiconductor device of present embodiment is, only form TiN film 60 in contact hole 56,58, and do not form the Ti film, and the conductive plug 62 of tungsten is buried in the contact hole 56,58 that only is formed with TiN film 60.
When conductive plug is when being formed by tungsten, in contact hole, form the tunic of Ti film and TiN film usually, and the conductive plug of tungsten is buried in the contact hole of the tunic that has formed Ti film and TiN film.Because the top electrode of capacitor contacts with the Ti film, as the IrO of the top electrode of capacitor
XTitanium atom in oxygen atom in the film and the Ti film reacts, and generates TiO
X, make between top electrode and the conductive plug contact resistance bigger.
Yet, in the present embodiment, intentionally in contact hole 56,58, do not form the Ti film, and in contact hole 56,58, only form TiN film 60, and in the contact hole 56,58 that has formed TiN film 60, bury the conductive plug 62 of tungsten.Therefore, according to present embodiment, can prevent to form the IrO of the top electrode 42 of capacitor 44
X Film 42a and IrO
YTitanium atom in oxygen atom among the film 42b and the Ti film reacts and produces TiO
XTherefore, present embodiment can prevent that the contact resistance between top electrode 42 and the conductive plug 62 from increasing, and can have good electrology characteristic according to the semiconductor device of present embodiment.
The Ti film is to be used to guarantee that conductive plug 62 is bonded in down one deck, in the time just can guaranteeing that without the Ti film conductive plug 62 is bonded on next film, just can not necessarily form the Ti film.In the present embodiment, conductive plug 62 lower floors are the conductive plug 32 of tungsten, need not the Ti film in the contact hole 56,58 and just can guarantee that conductive plug 62 is adhered to lower floor.Therefore, in the present embodiment, in contact hole 56,58, do not form the Ti film, any specific question can not take place.
A principal character according to the semiconductor device of present embodiment is that cross tie part 64 is not top electrode 42 and the bottom electrode 38 that is directly connected to capacitor 44, but is electrically connected to the top electrode 42 or the bottom electrode 38 of capacitor 44 by conductive plug 62.
When cross tie part is directly connected to the top electrode of capacitor and bottom electrode, have following risk: as the Al of cross tie part material with as the Pt interreaction of the top electrode of capacitor and lower electrode material and form product.When Al and Pt react to each other and form a large amount of product, in interlayer dielectric etc. crackle appears through regular meeting, and this is a factor that causes semiconductor device reliability to reduce.
In the present embodiment, cross tie part 64 is connected to the top electrode 42 or the bottom electrode 38 of capacitor 44 by conductive plug 62, thus as the Al of the material of cross tie part 64 with can interreaction correspondingly not form product as the top electrode 42 of capacitor 44 and the Pt of bottom electrode 38 materials.Therefore therefore, according to present embodiment, can stop Al and Pt to react to each other and form to cause the product of crackle occurring in the interlayer dielectric 50 etc., and can prevent the reduction of semiconductor device reliability.
A principal character according to the semiconductor device of present embodiment is, forms oxidation block film 34 on the interlayer dielectric 26 of having buried conductive plug 32, and this film is to be used to prevent the surperficial oxidized of conductive plug 32.
According to present embodiment,,, so just can make the contact resistance between conductive plug 62 and the conductive plug 32 reduce to less so can prevent that when formation such as silicon oxide film 36 conductive plug 32 surfaces are oxidized because oxidation block film 34 is formed on the interlayer dielectric 26.
A principal character according to the semiconductor device of present embodiment is, has formed dielectric film 54 on hydrogen diffusion block film 52, and formed cross tie part 64 on dielectric film 54.
In the present embodiment, on hydrogen diffusion block film 52, form dielectric film 54, can prevent the deterioration of hydrogen diffusion block film 52 like this, and hydrogen diffusion block film 52 can have sufficient hydrogen diffusion barrier functions.In the present embodiment, on hydrogen diffusion block film 52, form dielectric film 54, and can prevent that when patterning cross tie part 64 hydrogen diffusion block film 52 is etched.In the present embodiment, cross tie part 64 is to be formed on the hydrogen diffusion block film 52 by dielectric film 54, can improve the reliability of cross tie part 64 like this.
Assessment result
Next will explain assessment result according to the semiconductor device of present embodiment.
Fig. 2 A and Fig. 2 B show the assessment comparing result that is formed with the semiconductor device of hydrogen diffusion block film in semiconductor device that is formed with hydrogen diffusion block film in the lower floor of flat surfaces and the lower floor that has projection and depression in the surface having.Fig. 2 A and Fig. 2 B are the coordinate diagram with the result of thermal desorption spec-troscopy (TDS) (TDS) assessment hydrogen diffusion block film.In Fig. 2 A and Fig. 2 B, horizontal axis is a underlayer temperature, and the vertical coordinate axle is the quantity of the gas of desorption from sample.
Fig. 2 A shows in the assessment result with the hydrogen diffusion block film that forms in the lower floor of flat surfaces.The preparation of sample is that using plasma TEOS chemical vapour deposition (CVD) forms on silicon substrate and contains a large amount of hydrogen (H
2) or water (H
2O) silicon oxide film forms pellumina without heat treatment subsequently on whole surface.In Fig. 2 A, zero mark represents not form the sample of pellumina in the above; The Δ mark represents to be formed with the sample that thickness is the pellumina of 10 nanometers; The mark represents to be formed with the sample that thickness is the pellumina of 30 nanometers; The ◇ mark represents to be formed with the sample that thickness is the pellumina of 50 nanometers.
Fig. 2 B shows the assessment result of the hydrogen diffusion block film that forms in the lower floor that has projection and depression in the surface.The preparation of sample is that using plasma TEOS chemical vapour deposition (CVD) forms on silicon substrate and contains a large amount of hydrogen or the silicon oxide film of water, and silicon oxide film is patterned to profile near capacitor, forms pellumina without heat treatment on whole surface subsequently.In Fig. 2 B, zero mark represents not form the sample of pellumina; The Δ mark represents to be formed with the sample that thickness is the pellumina of 20 nanometers; The mark represents to be formed with the sample that thickness is the pellumina of 50 nanometers; The ◇ mark represents to be formed with the sample that thickness is the pellumina of 100 nanometers.
By Fig. 2 B as can be seen, have in the surface in the lower floor of projection and depression and be formed with in the sample of hydrogen diffusion block film, the sample that the surface forms hydrogen diffusion block film does not have difference substantially with the desorption gas quantity that the surface does not form the sample of hydrogen diffusion block film.Based on this, when forming hydrogen diffusion block film in the lower floor that has projection and depression in the surface, hydrogen diffusion block film can't prevent the diffusion of hydrogen and water basically.
In contrast, by Fig. 2 A as can be seen, on having the lower floor of flat surfaces, form in the sample of hydrogen diffusion block film, in the desorption gas quantity of the desorption gas quantity with the sample that is formed with hydrogen diffusion block film in the lower floor of flat surfaces much smaller than the sample that does not form hydrogen diffusion block film.Based on this, in the present embodiment, promptly on having the lower floor of flat surfaces, form in the sample of hydrogen diffusion block film, hydrogen diffusion block film can guarantee to prevent the diffusion of hydrogen and water more.
In addition, shown in Fig. 2 A, the sample that the surface forms hydrogen diffusion block film does not have difference substantially with the desorption gas quantity that the surface does not form the sample of hydrogen diffusion block film.Based on this, in the present embodiment, promptly have in the lower floor of flat surfaces the sample that forms hydrogen diffusion block film, even when hydrogen diffusion block film is thin, also can guarantee to prevent the diffusion of hydrogen and water.
Next will explain the assessment result that capacitor is worsened by hydrogen ion in conjunction with Fig. 3.Fig. 3 is the exchange charge quantity Q of capacitor
SWThe coordinate diagram that changes.
In Fig. 3, the ◇ mark with ◆ mark is represented present embodiment, promptly is formed with the sample of smooth hydrogen diffusion block film on capacitor; Zero mark and ● mark represent not form the sample of smooth hydrogen diffusion block film on capacitor.Sample is exposed to use NH
3In the plasma atmosphere that gas produces, and the exchange charge quantity Q of Measurement of capacitor
SWVariation, assess hydrionic resistance with this.
In Fig. 3, horizontal axis is that sample is exposed to the time period that comprises in the hydrionic plasma atmosphere, and the vertical coordinate axle is the exchange charge quantity Q of capacitor
SWZero mark and ◇ mark have represented to apply on the capacitor sample of 3V voltage.● mark with ◆ mark has represented to apply on the capacitor sample of 1.5V voltage.
As zero mark with ● shown in the mark,, comprise in the hydrionic plasma atmosphere 10 minutes or during the longer time, exchange charge quantity Q when capacitor is exposed on for the situation that on capacitor, does not form smooth hydrogen diffusion block film
SWReduce suddenly.
In contrast, as the ◇ mark with ◆ shown in the mark, in the present embodiment, when promptly on capacitor, forming smooth hydrogen diffusion block film, even be exposed to when comprising in the hydrionic plasma atmosphere exchange charge quantity Q for a long time when capacitor
SWBasically do not reduce.
This shows,, on capacitor, form smooth hydrogen diffusion block film, thereby can guarantee to prevent that capacitor is owing to hydrogen ion worsens according to present embodiment.
Next will explain the assessment result of contact resistance of the bottom electrode of capacitor in conjunction with Fig. 4 A and Fig. 4 B.Fig. 4 A and Fig. 4 B are the distribution maps of bottom electrode contact resistance.
Fig. 4 A shows present embodiment, and promptly interconnection layer is electrically connected to the result of bottom electrode by the conductive plug of tungsten.Fig. 4 B shows the result under the situation that aluminum interconnection layer is directly connected to bottom electrode.In Fig. 4 A and Fig. 4 B, horizontal axis is the contact resistance between interconnection layer and the bottom electrode, and the vertical coordinate axle is a cumulative probability.The mark is represented the contact resistance before the heat treatment, ● mark is represented the contact resistance after the heat treatment.Heat treatment be under 420 ℃, N
2Carried out in the atmosphere 30 minutes.
Can find out that from Fig. 4 B aluminum interconnection layer is directly connected to bottom electrode, the dispersion of contact resistance is big.In addition, the dispersion of contact resistance alters a great deal before and after heat treatment.
In contrast, can find out from Fig. 4 A that in the present embodiment, promptly interconnection layer is electrically connected to bottom electrode by the tungsten conductive plug, the dispersion of contact resistance is very little.In addition, the dispersion of contact resistance does not change before and after heat treatment basically.
This shows that according to present embodiment, interconnection layer is connected to the bottom electrode or the top electrode of capacitor by conductive plug, thereby can fully guarantee the reliability that contacts.
Next will explain the assessment result of source/leakage diffusion layer contact reliability.
Under the situation of not burying the conductive plug 32 that is buried in the interlayer dielectric 26 in advance, in interlayer dielectric 26, form down to the source/contact hole of leakage diffusion layer 22, and when forming conductive plug 62 in contact hole, the contact resistance dispersion between conductive plug 62 and source/leakage diffusion layer 22 is very big; And in this case, the state that is not electrically connected between conductive plug 62 and the source/leakage diffusion layer 22, promptly open attitude (open state) can appear.
In contrast, in the present embodiment, conductive plug 32 is buried in the interlayer dielectric 26 in advance, forms the contact hole 58 down to conductive plug 32 in interlayer dielectric 26, and when forming conductive plug 62 in contact hole 58, the dispersion of the resistance between conductive plug 62 and source/leakage diffusion layer 22 is very little.
Based on these results, according to present embodiment, be pre-formed the conductive plug 32 of the source of being connected to/leakage diffusion layer 22, thereby pass the reliability that pellumina 52 also can guarantee source/leakage diffusion layer 22 contacts even form contact hole.
Next will explain the assessment result of the position that forms hydrogen diffusion block film.
Between the capacitor 44 and first metal interconnecting layer 64, do not form smooth hydrogen diffusion block film 52, and without heat treatment with under the situation of removing the water in the interlayer dielectric 70,84, when on interlayer dielectric 84, forming smooth hydrogen diffusion block film, the exchange charge quantity Q of per 1 unit of capacitor
SWLess, have only about 100fC/ unit.Exchange charge quantity Q
SWBecoming so for a short time is owing to following reason.First reason be because, smooth hydrogen diffusion block film 52 is not formed between capacitor 44 and first metal interconnecting layer 64, can't prevent the dielectric film 40 of hydrogen and water arrival capacitor 44.Second reason is that hydrogen diffusion block film is formed on the interlayer dielectric 84, and does not have through Overheating Treatment to remove the water in the interlayer dielectric 70,80, so spread the hydrogen of block film restriction and the dielectric film 40 that water will arrive capacitor 44 by hydrogen in a large number.
In contrast, in the present embodiment, smooth hydrogen diffusion block film 52 is formed on the below of first metal interconnecting layer 64, the exchange charge quantity Q of per 1 unit of capacitor
SWBigger, be about the 450fC/ unit.
This shows that according to present embodiment, smooth hydrogen diffusion block film 52 is formed between the capacitor 44 and first metal interconnecting layer 64, thereby can guarantee to prevent that hydrogen and water from arriving the dielectric film 40 of capacitor 44.According to present embodiment, suitably be used to remove the hydrogen in the interlayer dielectric 70,84 and the heat treatment of water, can guarantee to remove hydrogen and water in the interlayer dielectric 70,84.Therefore, according to present embodiment, can guarantee to prevent that hydrogen and water from arriving the dielectric film 40 of capacitor 44, and this semiconductor device can have high reliability and high manufacturing output.
Make the method for semiconductor device
Next will be in conjunction with the method for Fig. 5 A to Figure 22 explanation according to the manufacturing semiconductor device of present embodiment.Fig. 5 A to Figure 21 is the schematic cross-section of making in the step of method of semiconductor device according to the semiconductor device of present embodiment of the present invention, and it illustrates this manufacture method.
At first, shown in Fig. 5 A, adopt LOCOS (local oxidation of silicon) on the Semiconductor substrate 10 of for example silicon, to be formed for limiting the device isolation regions 12 of device area.
Subsequently, inject impurity to form trap 14a, 14b by ion.
Then, for example in device area, form the gate insulating film 16 that thickness is 9 nanometers by thermal oxidation.
Then, for example forming thickness by the CVD method is the polysilicon film 18 of 120 nanometers.Polysilicon film 18 will become gate electrode etc.
Subsequently, adopt photoetching that polysilicon film 18 is carried out patterning.Therefore, shown in Fig. 5 B, formed the gate electrode (grid line) 18 of polysilicon film.
Subsequently, as mask, impurity is injected into the Semiconductor substrate 10 that is positioned at gate electrode 18 both sides with gate electrode 18.Therefore, formed elongated area (extension region) (not shown) in the shallow district (shallow region) of extension source/drain electrode (extension source/drain).
Then, for example adopt the CVD method on whole surface, to form the silicon oxide film 20 that thickness is 150 nanometers.
Subsequently, etching oxidation silicon fiml 20 anisotropically.Therefore, on the sidewall of gate electrode 18, formed the side wall insulating film 20 of silicon oxide film.
Subsequently, as mask, impurity is injected into the Semiconductor substrate 10 that is positioned at gate electrode 18 both sides with the gate electrode 18 that is formed with side wall insulating film 20.Therefore, formed the elongated area (not shown) in the dark district (deep region) of extension source/drain electrode.The elongated area has formed source/leakage diffusion layer 22 with dark impurity diffusion layer.
Therefore, as shown in Figure 6A, formed the transistor 24 that comprises gate electrode 18 and source/leakage diffusion layer 22.
Subsequently, forming SiON film (silicon oxynitride film) and the thickness that thickness for example is 200 nanometers successively on whole surface for example is the silicon oxide film of 1000 nanometers, and silicon oxide film is positioned on the SiON film.SiON film and silicon oxide film form interlayer dielectric 26.
Subsequently, for example adopting, CMP carries out planarization (seeing Fig. 6 B) to the surface of interlayer dielectric 26.
Then, shown in Fig. 7 A, adopt photoetching, interlayer dielectric 26 in, form respectively down to the source/contact hole 28a and contact hole 28b that leakage diffusion layer 22 reaches down to gate electrode (grid line) 18.
Subsequently, adopt and for example to sputter at that to form thickness on the whole surface be the Ti film of 20 to 60 nanometers.
Then, adopt for example sputter or CVD on whole surface, to form the TiN film that thickness is 30 to 50 nanometers.Ti film and TiN film form barrier metal film 30.
Subsequently, for example adopt CVD forms the tungsten film 32 that thickness is 500 nanometers on whole surface.
Then, for example adopt CMP to tungsten film 32 and barrier metal film 30 polishings, up to the surface of exposing interlayer dielectric 26.Therefore, tungsten conductive plug 32 is buried in contact hole 28a, the 28b (seeing Fig. 7 B).
Then, shown in Fig. 8 A, for example adopt plasma CVD forms the oxidation block film 34 that thickness is 100 nanometers on whole surface.For example, form SiON film or silicon nitride film as oxidation block film 34.
Then, for example adopt plasma TEOS CVD forms the silicon oxide film 36 that thickness is 130 nanometers on whole surface.
Then, at nitrogen (N
2) heat-treat in the atmosphere.Heat treatment temperature is for example 650 ℃, and heat treatment time is for example 30 minutes.
Subsequently, shown in Fig. 8 B, adopt for example sputter or CVD on whole surface, to form the pellumina 38a that thickness is 20 to 100 nanometers.
Subsequently, adopt and for example to sputter at that to form thickness on the whole surface be the Pt film 38b of 100 to 300 nanometers.The thickness of Pt film 38b is for example 175 nanometers.Therefore, formed tunic 38 by pellumina 38a and Pt film 38b.Tunic 38 will become the bottom electrode of capacitor 44.
Then, employing for example sputters at and forms dielectric film 40 on the whole surface.For example, form ferroelectric film as dielectric film 40.More especially, for example, forming thickness is the PZT film of 150 nanometers.
Here, the ferroelectric film that forms dielectric film 40 forms by sputter, but might not all adopt the method for sputter.For example, can adopt sol-gel process, MOD (deposition of metal organic), MOCVD or other method to form ferroelectric film.
Then, for example adopting, RTA (rapid thermal annealing) heat-treats in oxygen atmosphere.Heat treatment temperature is for example 650 to 800 ℃, and heat treatment period is for example 30 to 120 seconds.The heat treatment temperature here is 750 ℃, and heat treatment time is 60 seconds.
Then, adopting for example sputter or MOCVD to form thickness is the IrO of 10 to 100 nanometers
XFilm 42a.IrO
XThe thickness of film 42a is 50 nanometers.
Then, adopting for example sputter or MOCVD to form thickness is the IrO of 100 to 300 nanometers
YFilm 42b.At this moment, IrO
YFilm 42b forms like this: IrO
YThe component ratio Y of the oxygen of film 42b is higher than IrO
XThe component ratio X of the oxygen of film 42a.
Then, adopting for example sputter or MOCVD to form thickness is the Pt film 42c of 20 to 100 nanometers.Here, the thickness of Pt film 42c is 75 nanometers.The depositing temperature of Pt film 42c is for example 450 ℃.Therefore, formed by IrO
XFilm 42a, IrO
YThe tunic 42 that film 42b and Pt film 42c form.Tunic 42 will become the top electrode of capacitor 44.
Subsequently, adopt rotary coating on whole surface, to form photoresist 100.
Then, adopt photoetching photoresist 100 to be patterned to the flat shape of top electrode 42.
Then, with photoresist 100 as mask, etching tunic 42.Etching gas is Ar gas and Cl
2Gas.Therefore, form the top electrode 42 (seeing Fig. 9 A) of tunic.Then, remove photoresist 100.
Subsequently, heat-treat in oxygen atmosphere, temperature is for example 650 ℃ or higher, and the time is 1 to 3 minute.This heat treatment is to be used to prevent that the surface of top electrode 42 from occurring unusual.
Subsequently, for example, heat-treat in oxygen atmosphere, temperature is 650 ℃, and the time is 60 minutes.This heat treatment is the film quality that is used to improve dielectric film 40.
Then, adopt rotary coating on whole surface, to form photoresist 102.
Subsequently, adopt photoetching photoresist 102 to be patterned to the flat shape of the dielectric film 40 of capacitor 44.
Subsequently, with photoresist 102 as mask, etching dielectric film 40 (seeing Fig. 9 B).Then, remove photoresist 102.
Subsequently, heat-treat in oxygen atmosphere, temperature is for example 350 ℃, and the time is 60 minutes.
Subsequently, shown in Figure 10 A, adopt for example sputter or CVD to form hydrogen diffusion block film 46.Hydrogen diffusion block film 46 is that thickness is the pellumina of 20 to 250 nanometers.When forming hydrogen diffusion block film 46, be 5 * 10 preferably at the membrane stress that can make hydrogen diffusion block film 46
8Dyn/cm
2Or formation hydrogen diffusion block film 46 under the littler condition.The purpose that forms hydrogen diffusion block film 46 under the so little condition of the membrane stress that can make hydrogen diffusion block film 46 is, as previously mentioned, prevents the exchange charge quantity Q of capacitor 44
SWReduce.
Figure 22 is the membrane stress figure of hydrogen diffusion block film.In reference examples 1, film-forming temperature is a room temperature, and the flow velocity of Ar gas is 12sccm.In reference examples 2, film-forming temperature is a room temperature, and the flow velocity of Ar gas is 20sccm.In reference examples 3, film-forming temperature is a room temperature, and the flow velocity of Ar gas is 30sccm.In reference examples 4, film-forming temperature is 350 ℃, and the flow velocity of Ar gas is 30sccm.In reference examples 5, film-forming temperature is 350 ℃, and the flow velocity of Ar gas is 50sccm.In example 1, film-forming temperature is 350 ℃, and the flow velocity of Ar gas is 70sccm.
Trend as seen from Figure 22: when the film formation temperature that forms hydrogen diffusion block film is set to higherly, and the flow velocity of Ar gas is set to when higher, and the membrane stress of hydrogen diffusion block film becomes less.For example, the film formation temperature is set to 350 ℃ or higher, and when the flow velocity of Ar gas was set to 70sccm, the stress that produces in the hydrogen diffusion block film can reach 5 * 10
8Dyn/cm
2Or it is littler.Here, the film formation temperature is for example 400 ℃, and the Ar gas velocity is for example 100sccm, and film formation time is for example 40 to 50 seconds.
The hydrogen diffusion block film 46 that can adopt MOCVD formation to have good step coverage, but when adopting MOCVD to form hydrogen diffusion block film 46, hydrogen can damage dielectric film 40.Therefore, preferably do not adopt MOCVD to form hydrogen diffusion block film 46.
Subsequently, adopt rotary coating on whole surface, to form photoresist 104.
Then, adopt photoetching photoresist 104 to be patterned to the flat shape of the bottom electrode 38 of capacitor 44.
Then, as mask, etching hydrogen spreads block film 46 and tunic 38 (seeing Figure 10 B) with photoresist 104.So just formed the bottom electrode 38 of tunic.Hydrogen diffusion block film 46 remains, and covers top electrode 42 and dielectric film 40.Then, remove photoresist 104.
Subsequently, heat-treat in oxygen atmosphere, temperature is for example 350 ℃, and the time is 30 to 60 minutes.
Then, shown in Figure 11 A, adopt for example sputter or CVD on whole surface, to form hydrogen diffusion block film 48.Hydrogen diffusion block film 48 is that thickness is the pellumina of 20 to 50 nanometers.When forming hydrogen diffusion block film 48, preferably the stress that produces in can making hydrogen diffusion block film 48 is 5 * 10
8Dyn/cm
2Or formation hydrogen diffusion block film 48 under the littler condition.The purpose that forms hydrogen diffusion block film 48 under the so little condition of the membrane stress that can make hydrogen diffusion block film 48 is, as previously mentioned, prevents the exchange charge quantity Q of capacitor 44
SWReduce.
Therefore, just formed hydrogen diffusion block film 48, this film has further covered the capacitor 44 that is covered by hydrogen diffusion block film 46.
Then, shown in Figure 11 B, adopt plasma TEOS CVD on whole surface, to form the interlayer dielectric 50 that thickness for example is the silicon oxide film of 1500 nanometers.When forming silicon oxide film as interlayer dielectric 50, the mist that uses TEOS gas, oxygen and helium is as raw gas.
Form silicon oxide film as interlayer dielectric 50 here.Yet interlayer dielectric 50 might not all be a silicon oxide film, for example, can use the dielectric inorganic film as interlayer dielectric 50.
Then, shown in Figure 12 A, adopt CMP method for example to come the surface of planarization interlayer dielectric 50.
Then, using N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.This heat treatment is the water that is used for removing interlayer dielectric 50, adjusts the quality of interlayer dielectric 50 simultaneously, so that shipwreck is to invade interlayer dielectric 50.Be used for heat treated underlayer temperature and be for example 350 ℃.N
2The flow velocity of O gas is for example 1000sccm.N
2The flow velocity of gas is for example 285sccm.Gap between the comparative electrode is for example 30mils.The radio frequency electrical power that is applied is for example 525 watts.Air pressure in the chamber is for example 3Torr.
Here be to use N
2Heat-treat in the plasma atmosphere of generations such as O gas.Yet, can after heat treatment, interlayer dielectric 50 be exposed to use N
2In the plasma atmosphere that O gas etc. produce.In heat treatment, remove the water in the interlayer dielectric 50.When being exposed to, interlayer dielectric 50 uses N
2In the time of in the plasma atmosphere that O gas etc. produce, the film quality of interlayer dielectric 50 is changed, and makes shipwreck to invade interlayer dielectric 50.
Then, shown in Figure 12 B, adopt for example sputter or CVD to form hydrogen diffusion block film 52.Hydrogen diffusion block film 52 is that thickness is the pellumina of 50 to 100 nanometers.When forming hydrogen diffusion block film 52, be 5 * 10 preferably at the membrane stress that can make hydrogen diffusion block film 52
8Dyn/cm
2Or formation hydrogen diffusion block film 52 under the littler condition.In that the purpose that forms hydrogen diffusion block film 52 under the so little condition of membrane stress is, as previously mentioned, prevent the exchange charge quantity Q of capacitor 44
SWReduce.Owing to be to form hydrogen diffusion block film 52 on the interlayer dielectric 50 of planarization, hydrogen diffusion block film 52 is smooth.
Then, adopt plasma TEOS CVD to form dielectric film 54.Dielectric film 54 is that for example thickness is the silicon oxide film of 200 to 300 nanometers.
Here, dielectric film 54 is formed by silicon oxide film.Yet dielectric film 54 might not be formed by silicon oxide film.Dielectric film 54 can be formed by for example SiON film or silicon nitride film.
Subsequently, as shown in FIG. 13A, adopt photoetching formation in dielectric film 54, hydrogen diffusion block film 52 and interlayer dielectric 50 to reach down to the contact hole 56 and the contact hole (not shown) of the bottom electrode 38 of capacitor 44 down to the top electrode 42 of capacitor 44 respectively.
Then, in oxygen atmosphere, heat-treat.This heat treatment is to be used for providing oxygen to the dielectric film 40 of capacitor 44, thereby recovers the electrology characteristic of capacitor 44.Be used for heat treated underlayer temperature and be for example 500 to 600 ℃.Heat treatment period is for example 60 minutes.
Here, heat treatment is to carry out in oxygen atmosphere, but heat treatment can be carried out in ozone atmosphere.When in ozone atmosphere, heat-treating, can provide oxygen for the dielectric film 40 of capacitor 44, and can recover the electrology characteristic of capacitor 44.
Then, shown in Figure 13 B, adopt photoetching to spread the contact hole 58 that forms in block film 48, silicon oxide film 36 and the oxidation block film 34 down to conductive plug 32 at dielectric film 54, hydrogen diffusion block film 52, interlayer dielectric 50, hydrogen.
Adopt argon gas to carry out plasma clean subsequently.This step is removed the conductive plug 32 surperficial natural oxide-films of going up existence etc.The condition of plasma clean is that heat oxide film is removed for example condition of 10 nanometers.
Then, shown in Figure 14 A, adopt for example to sputter to form the TiN film that thickness is 20 to 100 nanometers on the whole surface.So just formed film formed barrier metal film 60 by TiN.
Subsequently, for example adopt CVD forms the tungsten film 62 that thickness is 300 to 600 nanometers on whole surface.
Then, adopt for example CMP polishing tungsten film 62 and barrier metal film 60, up to the surface of exposing dielectric film 54.So just the conductive plug 62 of tungsten is buried in the contact hole 56,58.
Then, using N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.The water of having invaded in the interlayer dielectric 54,50 is removed in this heat treatment by CMP polishing tungsten film 62 grades the time, change the film quality of interlayer dielectric 54 simultaneously, thereby make shipwreck to invade interlayer dielectric 54.Be used for heat treated underlayer temperature and be for example 350 ℃.N
2The flow velocity of O gas is for example 1000sccm.N
2The flow velocity of gas is for example 285sccm.Gap between the comparative electrode is for example 300mils.The radio frequency electrical power that is applied is for example 525 watts.Air pressure in the chamber is for example 3Torr.
Here be to use N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.Yet interlayer dielectric 54 can be exposed to and use N
2In the plasma atmosphere that O gas or other gas produce.
Subsequently, adopt argon gas to carry out plasma clean.This step is removed the conductive plug 62 surperficial natural oxide-films of going up existence etc.The condition of plasma clean is that heat oxide film is removed for example condition of 10 nanometers.
Then, adopt for example sputter to form the TiN film that Ti film that thickness is 60 nanometers, TiN film that thickness is 30 nanometers, AlCu alloy film that thickness is 360 nanometers, Ti film that thickness is 5 nanometers and thickness are 70 nanometers successively.So just formed the tunic of forming by Ti film, TiN film, AlCu alloy film, Ti film and TiN film 64.
Subsequently, adopt photoetching that tunic 64 is carried out patterning.So just formed the cross tie part (first metal interconnecting layer) 64 (seeing Figure 14 B) of tunic.
Subsequently, as shown in figure 15, for example adopting, high-density plasma enhancing CVD formation thickness is the silicon oxide film 66 of 750 nanometers.
Subsequently, adopting plasma TEOS CVD to form thickness is the silicon oxide film 68 of for example 1100 nanometers.Raw gas is the mist of TEOS gas, oxygen and helium for example.Silicon oxide film 66 has formed interlayer dielectric 70 with silicon oxide film 68.
Here adopt high-density plasma to strengthen CVD and form silicon oxide film 66, adopt plasma TEOS CVD to form silicon oxide film 68 then.The technology that forms silicon oxide film 66 and silicon oxide film 68 is not limited to said method.For example, silicon oxide film 66 can adopt plasma TEOS CVD to form with silicon oxide film 68.
Subsequently, as shown in figure 16, adopt CMP method for example to come the surface of this silicon oxide film 68 of planarization.
Then, using N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.This heat treatment is the water that is used for removing interlayer dielectric 70, changes the quality of interlayer dielectric 70 simultaneously, so that shipwreck is to invade interlayer dielectric 70.Heat treated underlayer temperature is for example 350 ℃.N
2The flow velocity of O gas is for example 1000sccm.N
2The flow velocity of gas is for example 285sccm.Gap between the comparative electrode is for example 300mils.The radio frequency electrical power that is applied is for example 525 watts.Air pressure in the chamber is for example 3Torr.
Here be to use N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.Yet after heat treatment, interlayer dielectric 50 can be exposed to and use N
2In the plasma atmosphere that O gas or other gas produce.
Subsequently, the employing photoetching forms the contact hole 74 down to cross tie part 64 in interlayer dielectric 70.
Adopt argon gas to carry out plasma clean subsequently.Remove the cross tie part 64 surperficial natural oxide-films of going up existence etc. by cleaning.Plasma clean is to carry out in that heat oxide film is removed under the condition of 25 nanometers for example.
Subsequently, adopting sputter to form thickness is the Ti film of 10 nanometers.
Then, for example adopting, MOCVD formation thickness is the TiN film of 3.5 to 7 nanometers.Ti film and TiN film have formed barrier metal film 74.
Subsequently, for example adopting, CVD formation thickness is the tungsten film of 300 to 600 nanometers.
Subsequently, adopt for example CMP polishing tungsten film 76 and barrier metal film 74, up to the surface of exposing interlayer dielectric 70.The conductive plug 76 of tungsten just is buried in the contact hole 72 (seeing Figure 17) like this.
Then, using N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.The water of invading in the interlayer dielectric 70 is removed in this heat treatment when CMP polishing tungsten film 76 grades, change the film quality of interlayer dielectric 70 simultaneously, so that shipwreck is to invade interlayer dielectric 70.Underlayer temperature in the heat treatment is for example 350 ℃.N
2The flow velocity of O gas is for example 1000sccm.N
2The flow velocity of gas is for example 285sccm.Gap between the comparative electrode is for example 300mils.The radio frequency electrical power that is applied is for example 525 watts.Air pressure in the chamber is for example 3Torr.
Using N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.Yet after heat-treating, interlayer dielectric 70 can be exposed to and use N
2In the plasma atmosphere that O gas or other gas produce.
Subsequently, adopt for example sputter to form the TiN film that Ti film that thickness is 60 nanometers, TiN film that thickness is 30 nanometers, AlCu alloy film that thickness is 360 nanometers, Ti film that thickness is 5 nanometers and thickness are 70 nanometers successively.So just formed tunic 78 by Ti film, TiN film, AlCu alloy film, Ti film and TiN film.
Subsequently, adopt photoetching to tunic 78 patternings.So just form cross tie part (second metal interconnecting layer) 78 (the seeing Figure 18) of tunic.
Subsequently, for example adopting, high-density plasma enhancing CVD formation thickness is the silicon oxide film 80 of 750 nanometers.
Subsequently, adopting plasma TEOS CVD to form thickness is the silicon oxide film 82 of for example 1100 nanometers.Silicon oxide film 80 has formed interlayer dielectric 84 with silicon oxide film 82.
Here adopt high-density plasma to strengthen CVD and form silicon oxide film 80, adopt plasma TEOS CVD to form silicon oxide film 82 then.Yet the technology that forms silicon oxide film 80 and silicon oxide film 82 is not limited to said method.For example, silicon oxide film 80 can adopt plasma TEOSCVD to form with silicon oxide film 82.
Subsequently, adopt CMP for example to come the surface (seeing Figure 19) of planarization silicon oxide film 82.
Then, using N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.This heat treatment is the water that is used for removing interlayer dielectric 84, changes the film quality of interlayer dielectric 84 simultaneously, so that shipwreck is to invade interlayer dielectric 84.Underlayer temperature is for example 350 ℃ in the heat treatment.N
2The flow velocity of O gas is for example 1000sccm.N
2The flow velocity of gas is for example 285sccm.Gap between the comparative electrode is for example 300mils.The radio frequency electrical power that is applied is for example 525 watts.Air pressure in the chamber is for example 3Torr.
Heat treatment is to use N
2Carry out in the plasma atmosphere that O gas or other gas produce.Yet after heat-treating, interlayer dielectric 84 can be exposed to and use N
2In the plasma atmosphere that O gas or other gas produce.
Subsequently, the employing photoetching forms the contact hole 86 down to cross tie part 78 in interlayer dielectric 84.
Subsequently, adopting argon gas to carry out plasma cleans.The cross tie part 78 surperficial natural oxide-films of going up existence etc. are removed in this cleaning.The condition that plasma cleans is that heat oxide film is removed for example condition of 25 nanometers.
Subsequently, adopting for example sputter to form thickness is the Ti film of 10 nanometers.
Subsequently, for example adopting, MOCVD formation thickness is the TiN film of 3.5 to 7 nanometers.Ti film and TiN film have formed barrier metal film 88.
Subsequently, for example adopting, CVD formation thickness is the tungsten film 90 of 300 to 600 nanometers.
Subsequently, adopt for example CMP polishing tungsten film 90 and barrier metal film 88, up to the surface of exposing interlayer dielectric 84.Like this, the conductive plug 90 of tungsten just is buried in the contact hole 86.
Then, using N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.This heat treatment is to be used for removing the water of invading interlayer dielectric 84 by CMP polishing tungsten film 90 grades the time, changes the film quality of interlayer dielectric 84 simultaneously, so that shipwreck is to invade interlayer dielectric 84.Underlayer temperature in the heat treatment is for example 350 ℃.N
2The flow velocity of O gas is for example 1000sccm.N
2The flow velocity of gas is for example 285sccm.Gap between the comparative electrode is for example 300mils.The radio frequency electrical power that is applied is for example 525 watts.Air pressure in the chamber is for example 3Torr.
Heat treatment is to use N
2Carry out in the plasma atmosphere that O gas or other gas produce.Yet after heat-treating, interlayer dielectric 84 can be exposed to and use N
2In the plasma atmosphere that O gas or other gas produce.
Then, adopt for example sputter to form the TiN film that Ti film that thickness is 60 nanometers, TiN film that thickness is 30 nanometers, AlCu alloy film that thickness is 360 nanometers, Ti film that thickness is 5 nanometers and thickness are 70 nanometers successively.So just formed the tunic of forming by Ti film, TiN film, AlCu alloy film, Ti film and TiN film 92.
Subsequently, adopt photoetching that tunic 92 is carried out patterning.So just form cross tie part (the 3rd metal interconnecting layer) 92 (the seeing Figure 20) of tunic.
Subsequently, for example adopting, high-density plasma enhancing CVD formation thickness is the silicon oxide film 94 of 700 nanometers.
Here adopt high-density plasma to strengthen CVD and form silicon oxide film 94.Yet the technology that forms silicon oxide film 94 might not be limited to high-density plasma and strengthen CVD.Can form silicon oxide film 94 by using plasma TEOS CVD.
Subsequently, using N
2Heat-treat in the plasma atmosphere that O gas or other gas produce.This heat treatment is to be used for removing the water of dielectric film 94 etc., changes the film quality of dielectric film 94 simultaneously, so that shipwreck is to invade dielectric film 94.Underlayer temperature is for example 350 ℃ in the heat treatment.N
2The flow velocity of O gas is for example 1000sccm.N
2The flow velocity of gas is for example 285sccm.Gap between the comparative electrode is for example 300mils.The radio frequency electrical power that is applied is for example 525 watts.Air pressure in the chamber is for example 3Torr.
Heat treatment is to use N
2Carry out in the plasma atmosphere that O gas or other gas produce.Yet after heat-treating, interlayer dielectric 94 can be exposed to and use N
2In the plasma atmosphere that O gas or other gas produce.
Then, for example adopting, CVD formation thickness is the silicon nitride film 96 of 500 nanometers.Silicon nitride film 96 is to be used to cut off water, thereby prevents water erosion cross tie part 64,78,96 etc.
Then, the employing photoetching forms the perforate (not shown) down to the electrode pad (not shown) in silicon nitride film 96 and silicon nitride film 94.
Subsequently, adopting rotary coating to form thickness is 2 to 10 microns polyimide film 98 for example.
Then, the employing photoetching forms the perforate (not shown) down to the electrode pad (not shown) in polyimide film 98.
So just made semiconductor device according to present embodiment.
Then, will explain semiconductor device in conjunction with Figure 23 according to a modification (modification 1) of present embodiment.Figure 23 is the sectional view according to the semiconductor device of this modification.
Principal character according to the semiconductor device of this modification is that this semiconductor device comprises the hydrogen diffusion block film 107 that is formed by tunic.
As shown in figure 23, hydrogen diffusion block film 52 is formed on the interlayer dielectric 50.Hydrogen diffusion block film 52 is to be that the pellumina of 50 nanometers forms by for example thickness.
On hydrogen diffusion block film 52, formed another hydrogen diffusion block film 106.This hydrogen diffusion block film 106 is to be that the silicon nitride film of 50 to 100 nanometers forms by for example thickness.Therefore, the tunic be made up of hydrogen diffusion block film 52 and hydrogen diffusion block film 106 of hydrogen diffusion block film 107 forms.
On hydrogen diffusion block film 106, formed dielectric film 54.
As previously mentioned, hydrogen diffusion block film 107 can be formed by tunic.According to this modification, hydrogen diffusion block film is to be formed by tunic 107, thereby can guarantee to prevent that hydrogen and water from arriving the dielectric film 40 of capacitor 44.Therefore, according to this modification, the semiconductor device that comprises capacitor 44 can have higher output.
Here, described another hydrogen diffusion block film 106 is to be placed on the hydrogen diffusion block film 52, but hydrogen diffusion block film 106 can be formed under the hydrogen diffusion block film 52.Semiconductor device as shown in Figure 23 is even the hydrogen diffusion block film 107 that adopts the tunic structure of the hydrogen diffusion block film 106 that is placed under the hydrogen diffusion block film 52 to form also can guarantee to prevent that hydrogen and water from arriving the dielectric film 40 of capacitor 44.
Subsequently, will explain semiconductor device in conjunction with Figure 24 according to a modification (modification 2) of present embodiment.Figure 24 is the sectional view according to the semiconductor device of this modification.
Principal character according to the semiconductor device of this modification is, also forms hydrogen diffusion block film 108 between the interlayer dielectric 70 and second metal interconnecting layer 78, and also forms hydrogen spread block film 112 between interlayer dielectric 84 and the 3rd metal interconnecting layer 92.
As shown in figure 24, hydrogen diffusion block film 108 is formed on the interlayer dielectric 70 of planarization.Hydrogen diffusion block film 108 is to be that the pellumina of 50 nanometers forms by for example thickness.Because hydrogen diffusion block film 108 is formed on the interlayer dielectric 70 with planarized surface, so hydrogen diffusion block film 108 is smooth.
On hydrogen diffusion block film 108, formed a dielectric film 110.Dielectric film 110 is to be that the silicon oxide film of 100 nanometers forms by for example thickness.
On dielectric film 110, form cross tie part 78.
Hydrogen diffusion block film 112 is formed on the interlayer dielectric 84 of planarization.Hydrogen diffusion block film 112 is to be that the pellumina of 50 nanometers forms by for example thickness.Hydrogen diffusion block film 112 is to be formed on the interlayer dielectric 84 with planarized surface, so hydrogen diffusion block film 112 is smooth.
On hydrogen diffusion block film 112, formed dielectric film 114.Dielectric film 114 is to be that the silicon oxide film of 100 nanometers forms by for example thickness.
On dielectric film 114, form cross tie part 92.
So just constituted semiconductor device according to this modification.
According to this modification, between the interlayer dielectric 50 and first metal interconnecting layer 64, form hydrogen diffusion block film 52, and forming hydrogen diffusion block film 108,112 between the interlayer dielectric 70 and second metal interconnecting layer 78 and between interlayer dielectric 84 and the 3rd metal interconnecting layer 92 respectively, thereby can guarantee to prevent that hydrogen and water from arriving the dielectric film 40 of capacitor 44.Therefore, according to this modification, the semiconductor device that comprises capacitor 44 can have high yield.
Subsequently, will explain semiconductor device in conjunction with Figure 25 according to a modification (modification 3) of present embodiment.Figure 25 is the sectional view according to the semiconductor device of this modification.
Principal character according to the semiconductor device of this modification is, even the surface that covers the interlayer dielectric 118 of interconnection layer 92 (being the interconnection layer of the top) all is flattened, and also forms hydrogen diffusion block film 120 on the interlayer dielectric 118 of planarization.
As shown in figure 25, on silicon oxide film 94, form the silicon oxide film 116 that covers the top cross tie part 92.Silicon oxide film 94 forms interlayer dielectric 118 with silicon oxide film 116.The surface of interlayer dielectric 118 is flattened.
On the interlayer dielectric 118 of planarization, form hydrogen diffusion block film 120.Hydrogen diffusion block film 120 is that for example thickness is the pellumina of 50 nanometers.Because hydrogen diffusion block film 120 is formed on the interlayer dielectric 118 of planarization, so hydrogen diffusion block film 120 is smooth.
On hydrogen diffusion block film 120, formed dielectric film 122.Dielectric film 122 is that for example thickness is the silicon oxide film formation of 100 nanometers.
On dielectric film 122, form silicon nitride film 96.
On silicon nitride film 96, form polyimide film 98.
So just constituted semiconductor device according to this modification.
According to this modification, also on the interlayer dielectric 118 that covers the top cross tie part 92, form smooth hydrogen diffusion block film 120, thereby can guarantee to prevent that hydrogen and water from arriving the dielectric film 40 of capacitor 44.Therefore, according to this modification, the semiconductor device that comprises capacitor 44 can have higher output.
Second embodiment
As previously mentioned, on capacitor, be formed for stopping the smooth barrier film (hydrogen diffusion block film) 52 of hydrogen and water diffusion, thereby can guarantee to prevent that hydrogen and water from arriving capacitor 44.
Yet, when only forming barrier film 52 simply, the exchange charge quantity Q of capacitor 44
SWUsually can reduce.The exchange charge quantity Q of capacitor 44
SWReducing like this is because acting on due to the big stress on the capacitor 44 of producing when forming barrier film 52 and stopping ferroelectric film 40 polarization of capacitor 44.
The present inventor carries out conscientious research and finds out, and has the hydrogen/water diffusion block film that stops hydrogen and water diffusion function and be used to alleviate hydrogen/water diffusion to stop the stress of membrane stress to alleviate a barrier film of the mutual stacked formation of layer.To alleviate film stacked mutually with being used to alleviate stress by stress due to hydrogen/water diffusion block film for the hydrogen/water diffusion block film that is used to prevent the diffusion of hydrogen and water, thereby make by the stress due to the barrier film lessly, and prevents to apply big stress to capacitor.Then, the polarization of the dielectric film of capacitor is not easy to be blocked, and can prevent exchange charge quantity Q
SWReduce.According to the present invention, this semiconductor device can prevent the exchange charge quantity Q of capacitor
SWReduce, and can have high reliability.
Explain according to the semiconductor device of second embodiment of the invention and the method that is used to make this semiconductor device below in conjunction with Figure 26 to Figure 28.Figure 26 is the sectional view according to the semiconductor device of present embodiment.Represent with identical Reference numeral with the identical components shown in Fig. 1 to 25 in the present embodiment, will no longer repeat or simplify explanation these Reference numerals according in the manufacture method of the semiconductor device of first embodiment and this semiconductor device.
Semiconductor device
At first, will explain semiconductor device in conjunction with Figure 26 according to present embodiment.
As shown in figure 26, on the interlayer dielectric 50 of planarization, be formed for the hydrogen/water diffusion block film 52 of block water and hydrogen diffusion.Hydrogen/water diffusion block film 52 be for example to spread block film by hydrogen/water of for example metal oxide film to form.The metal oxide film that forms hydrogen/water diffusion block film 52 is a pellumina for example.The thickness of hydrogen/water diffusion block film 52 is for example about 20 to 30 nanometers.The thickness of hydrogen/water diffusion block film is set to less, makes by the stress due to hydrogen/water diffusion block film 52 less.
Here, hydrogen/water diffusion block film 52 is pellumina, but might not is pellumina.For example, hydrogen/water diffusion block film 52 can be another kind of metal oxide.For example can adopt oxidation titanium film or other as hydrogen/water diffusion block film.
On hydrogen/water diffusion block film 52, form a stress and alleviate film 124.It is the stress that is used to alleviate hydrogen/water diffusion block film 52,126 that stress alleviates film 124.For example, when the thermal coefficient of expansion of hydrogen/water diffusion block film 52,126 during, use thermal coefficient of expansion to alleviate film 124 as stress less than the material of interlayer dielectric 50 thermal coefficient of expansions greater than the thermal coefficient of expansion of interlayer dielectric 50 etc.When the thermal coefficient of expansion of hydrogen diffusion block film 52,126 during, use thermal coefficient of expansion to alleviate film 124 as stress greater than the material of interlayer dielectric 50 thermal coefficient of expansions less than the thermal coefficient of expansion of interlayer dielectric 50 etc.Hydrogen diffusion block film 52,126 alleviates film 124 with stress and is suitably combined, thereby the energy of the difference of thermal expansion coefficients between interlayer dielectric 50 grades and the barrier film 128 is less, and the stress that is caused by barrier film 128 is less.
When hydrogen/when water diffusion block film 52,126 was pellumina, stress alleviates film 124 can be for example silicon oxynitride film.Silicon oxynitride film not only has the effect that stress alleviates film, also has the effect of the water diffusion block film that is used for anti-sealing diffusion.The thickness that stress alleviates film 124 is for example about 50 to 100 nanometers.
Here, stress alleviates film 124 and is silicon oxynitride film, but might not be silicon oxynitride film.For example, stress alleviates film 124 and can be silicon nitride film.As silicon oxynitride film, silicon nitride film can play the effect of the water diffusion block film of anti-sealing diffusion.
Alleviate the hydrogen/water diffusion block film 126 that is formed for preventing hydrogen and water diffusion on the film 124 at stress.The same with hydrogen/water diffusion block film 52, hydrogen/water diffusion block film 126 is a metal oxide film.As previously mentioned, this metal oxide film is for example pellumina.The thickness of hydrogen/water diffusion block film 126 is for example about 20 to 30 nanometers.The thickness of hydrogen/water diffusion block film 126 is provided with lowlyer, and its purpose is to make that the stress by due to hydrogen/water diffusion block film 126 is less.Form hydrogen/water diffusion block film 126 on hydrogen/water diffusion block film 52, its purpose is fully to guarantee to be used to prevent the total film thickness of the hydrogen/water diffusion block film of hydrogen and water diffusion.
In the present embodiment, hydrogen/water diffusion block film 126 is pellumina, but might not is pellumina.For example, hydrogen/water diffusion block film 126 can be another kind of metal oxide.For example, hydrogen/water diffusion block film 126 can be oxidation titanium film.
Hydrogen/water diffusion block film 52, stress alleviate film 124, reach hydrogen/water diffusion block film 126 formation barrier films 128.Because barrier film 128 is formed on the interlayer dielectric 50 with planarized surface, so barrier film 128 is smooth.
On barrier film 128, form silicon oxide film 54.The thickness of silicon oxide film 54 is for example about 50 to 100 nanometers.
So just constituted semiconductor device according to present embodiment.
Assessment result
Next will explain assessment result according to the semiconductor device of present embodiment.
Measured the exchange charge quantity Q of per 1 unit of capacitor
SWThe profile of capacitor is 2 microns * 2 microns.
On the semiconductor device that forms smooth barrier film on the capacitor, do not measuring exchange charge quantity Q
SWThe exchange charge quantity Q of per 1 unit
SWBe about 480fC.
Be formed with the exchange charge quantity Q that thickness is per 1 unit of recording on the semiconductor device of smooth barrier film of 50 nanometers on the capacitor
SWBe about 430fC.This shows, when on capacitor, being formed with thicker barrier film, the exchange charge quantity Q of per 1 unit
SWBe less than the exchange charge quantity Q that on capacitor, does not form per 1 unit of barrier film
SW
In contrast, in the present embodiment, on capacitor 44, smooth barrier film 128 is that to alleviate film 124 and thickness be that the tunic that hydrogen/water diffusion block film 126 is formed of 20 nanometers forms the exchange charge quantity Q of per 1 unit for the hydrogen/water diffusion block film 52 of 20 nanometers, stress that thickness is 50 nanometers by thickness
SWBe about 480fC.This shows that present embodiment can fully prevent the exchange charge quantity Q of capacitor 44
SWReduce.
The exchange charge quantity Q of experiment with measuring capacitor
SWThe electrode area of test capacitor is 50 square microns.
On capacitor, do not forming in the semiconductor device of smooth barrier film the exchange charge quantity Q of test capacitor
SWBe about 24 μ C.
When on capacitor, being formed with thickness and being the smooth barrier film of 50 nanometers, the exchange charge quantity Q of test capacitor
SWBe about 8.0 μ C.This shows, when on capacitor, being formed with smooth barrier film, the exchange charge quantity Q of test capacitor
SWExchange charge quantity Q than the test capacitor that on capacitor, is not formed with barrier film
SWWant little by about 66%.
In contrast, in the present embodiment, on capacitor 44, be formed with by thickness be the hydrogen/water diffusion block film 52 of 20 nanometers, stress that thickness is 50 nanometers alleviate film 124, and thickness be the planarization barrier film 128 that hydrogen/water diffusion block film 126 is formed of 20 nanometers, the exchange charge quantity Q of test capacitor
SWBe 22 μ C.Based on this,, can guarantee to prevent the exchange charge quantity Q of test capacitor according to present embodiment
SWReduce.
Principal character according to the semiconductor device of present embodiment is, as previously mentioned, form smooth barrier metal 128 on the interlayer dielectric 50 of planarization, this smooth barrier metal 128 is alleviated film 124, is reached hydrogen/water diffusion block film 126 mutual stacked forming by hydrogen/water diffusion block film 52, stress.
As previously mentioned, when only forming barrier film simply on capacitor 44, the big stress that is caused by barrier film can act on the capacitor 44 the exchange charge quantity Q of capacitor 44
SWUsually can reduce.
In contrast, according to present embodiment, it is stacked mutually that hydrogen/water diffusion block film 52,126 and stress alleviate film 124, thereby make less by the stress due to the barrier film 128.In addition, thin hydrogen/water diffusion block film 52,126 is stacked mutually, thereby the gross thickness of hydrogen/water diffusion block film 52,126 can be thicker.
Therefore, according to present embodiment, can guarantee to prevent the exchange charge quantity Q of capacitor 44
SWReduce, can prevent that hydrogen and water from arriving capacitor 44 simultaneously.According to present embodiment, can provide to have good electrical characteristic and the high semiconductor device of making output.
Make the method for this semiconductor device
Subsequently, will explain manufacture method in conjunction with Figure 27 and Figure 28 according to the semiconductor device of present embodiment.Figure 27 and Figure 28 are according to the schematic cross-section of the semiconductor device in the semiconductor device making method step of present embodiment, illustrate this manufacture method.
At first, up to the institute of the step (comprising planarization interlayer dielectric 50 these steps) of planarization interlayer dielectric 50 in steps, identical with the step of the semiconductor device making method of having explained in conjunction with Fig. 5 A to Figure 12 A, these steps of repetition of explanation (seeing Figure 27 A) no longer.
Then, in nitrogen containing atmosphere, heat-treat.Nitrogen containing atmosphere is for example N
2The O plasma.Heat treatment temperature is for example about 300 to 400 ℃.Here heat treatment temperature is 350 ℃.Heat treatment time is for example 2 to 6 minutes.Here heat treatment time is for example 2 minutes.Carrying out this heat treated purpose is to remove the water that exists in the interlayer dielectric 50, and the surface of nitrogenize interlayer dielectric 50.The surface of interlayer dielectric 50 is by nitrogenize, thereby can prevent that sealing invades interlayer dielectric 50 by the outside, thereby can prevent the deterioration of the electrology characteristic of capacitor 44.
Then, shown in Figure 27 B, adopt for example sputter or CVD to form hydrogen/water diffusion block film 52.Hydrogen/water diffusion block film 52 is the aluminium oxide of 20 to 30 nanometers for for example thickness.
Adopt hydrogen/water diffusion block film 52 employed condition examples of sputter formation aluminium oxide as follows.Target is the aluminium oxide target.The gas that is provided to film forming chamber is for example Ar gas.The flow velocity of Ar gas is 20sccm.Pressure in the film forming chamber is for example 1Pa.The electrical power that applies is for example 2kW.Underlayer temperature is for example 20 ℃.Film formation time is for example 40 to 60 seconds.Suitably set film formation time, thereby can control the thickness of hydrogen/water diffusion block film 52.Owing to be to form hydrogen/water diffusion block film 52 on the interlayer dielectric 50 that is flattened, hydrogen/water diffusion block film 52 is smooth.
Subsequently, for example adopting, CVD formation stress alleviates film 124.It is the silicon oxynitride film of 50 to 100 nanometers for for example thickness that stress alleviates film 124.
It is as follows that the stress that adopts CVD to form silicon oxynitride film alleviates film 124 employed condition examples.The gas that is provided to film forming chamber is SiH
4Gas and N
2O gas.SiH
4The flow velocity of gas is for example 38sccm.N
2The flow velocity of O gas is for example 90sccm.Film formation time is for example 20 seconds.Pressure in the film forming chamber is for example 1.5Torr.Gap between the comparative electrode is for example 300mils.The electrical power that is applied is for example 50 watts.Underlayer temperature is for example 350 ℃.Owing to be on smooth hydrogen/water diffusion block film 52, to form stress to alleviate film 124, be smooth so stress alleviates film 124.
Then, adopt for example sputter or CVD to form hydrogen/water diffusion block film 126.Hydrogen/water diffusion block film 126 is the pellumina of 20 to 30 nanometers for for example thickness.The condition that forms hydrogen/water diffusion block film 126 is identical with the condition that for example forms hydrogen/water diffusion block film 52.Owing to be to alleviate at smooth stress to form hydrogen/water diffusion block film 124 on the film 124, so hydrogen/water diffusion block film 126 is smooth.
Therefore, hydrogen/water diffusion block film 52, stress alleviate film 124, and hydrogen/water diffusion block film 126 formed barrier film 128.Owing to be on the interlayer dielectric 50 of planarization, to form barrier film 128, so barrier film 128 is smooth.
Subsequently, on barrier film 128, form dielectric film 54.
According to the later step of the method for the manufacturing semiconductor device of present embodiment with above-mentioned be identical in conjunction with the described semiconductor device making method of Figure 13 A to Figure 21, with the explanation that no longer repeats it.
So just made semiconductor device (seeing Figure 28) according to present embodiment.
Then, will explain semiconductor device in conjunction with Figure 29 according to a modification (modification 1) of present embodiment.Figure 29 is the sectional view according to the semiconductor device of this modification.
Principal character according to the semiconductor device of this modification is, respectively on hydrogen/water diffusion block film 52 with under form stress and alleviate film 124,130.
As shown in figure 29, on the interlayer dielectric 50 of planarization, form stress and alleviate film 124.It is silicon oxynitride films for example that stress alleviates film 124.The thickness that stress alleviates film 124 is for example about 50 to 100 nanometers.Because barrier film 128 is to form on the interlayer dielectric 50 of planarization, thus stress to alleviate film 124 be smooth.
Hydrogen/water diffusion block film is formed on stress and alleviates on the film 124.Hydrogen/water diffusion block film 52 is pelluminas for example.The thickness of hydrogen/water diffusion block film 52 is for example about 20 to 30 nanometers.Owing to be to alleviate at smooth stress to form hydrogen/water diffusion block film 52 on the film 124, so hydrogen/water diffusion block film 52 is smooth.Hydrogen/water diffusion block film 52 might not be a pellumina.For example, hydrogen/water diffusion block film 52 can be other metal oxide.For example, hydrogen/water diffusion block film 52 can be titanium oxide or other.
On hydrogen/water diffusion block film 52, form stress and alleviate film 130.It is silicon oxynitride films for example that stress alleviates film 130.Owing to be on smooth hydrogen/water diffusion block film 52, to form stress to alleviate film 130, thus stress to alleviate film 130 be smooth.The thickness that stress alleviates film 130 is for example about 50 to 100 nanometers.
Like this, stress alleviates film 124, hydrogen/water diffusion block film 52 and stress and alleviates film 130 and just formed barrier film 128a.Because barrier film 128a forms on the interlayer dielectric 50 of planarization, so barrier film 128a is smooth.
As previously mentioned, can be respectively on hydrogen/water diffusion block film 52 with under form stress and alleviate film 124,130.According to this modification, respectively on the hydrogen/water diffusion block film 52 with under the stress that is formed for reducing by stress due to hydrogen/water diffusion block film 52 alleviate film 124,130, thereby barrier film 128a can make the stress that acts on the capacitor 44 very little.Therefore, according to this modification, can prevent that hydrogen and water from arriving capacitor 44, can prevent the exchange charge quantity Q of capacitor simultaneously
SWReduce.
Below, will explain semiconductor device in conjunction with Figure 30 according to a modification (modification 2) of present embodiment.Figure 30 is the sectional view according to the semiconductor device of this modification.
Principal character according to the semiconductor device of this modification is, alleviating film 130a at the stress of hydrogen/form above water diffusion block film 52 is silicon nitride film.
As shown in figure 30, the stress of formation silicon nitride film alleviates film 130a on hydrogen/water diffusion block film 52.The thickness that stress alleviates film 130a is for example about 50 to 100 nanometers.The condition example that the stress of formation silicon nitride film alleviates film 130a is as follows.The gas that is provided in the film forming chamber is SiH
4Gas, NH
3Gas, N
2Gas and H
2Gas.SiH
4The flow velocity of gas is for example 55sccm.NH
3The flow velocity of gas is for example 500sccm.N
2The flow velocity of gas is for example 250sccm.H
2The flow velocity of gas is for example 250sccm.Pressure in the film forming chamber is for example 4.0Torr.Underlayer temperature is for example 400 ℃.Gap between the comparative electrode is for example 600mils.The electrical power that applies is for example 100 watts.The low frequency electrical power that applies is for example 55 watts.When the thickness that alleviates film 130a when stress was 100 nanometers, film formation time was for example 18 seconds.Owing to be on smooth hydrogen/water diffusion block film 52, to form stress to alleviate film 130a, thus stress to alleviate film 130a be smooth.
Therefore, stress alleviates film 124, hydrogen/water diffusion block film 52 and stress and alleviates film 130a and formed barrier film 128b.Owing to be on the interlayer dielectric 50 of planarization, to form barrier film 128b, so barrier film 128b is smooth.
Only being formed on stress on the hydrogen/water diffusion block film 52, to alleviate film 130a be silicon nitride film, and be formed on stress under hydrogen/water diffusion block film 52 and alleviate film 124 and be silicon oxynitride film, and its reason is as follows.
That is, when forming silicon nitride film, normally in hydrogeneous atmosphere, form this film.When directly forming silicon nitride film on interlayer dielectric 50, the hydrogen that film forms in the atmosphere passes interlayer dielectric 50 and arrives capacitor 44.So the dielectric film 40 of capacitor 44 is by hydrogen reduction, the electrology characteristic of capacitor 44 is worsened.Therefore, it is not silicon nitride film that the stress that is formed at hydrogen/water diffusion block film 52 belows alleviates film 124, but silicon oxynitride film.When forming silicon nitride film on hydrogen/water diffusion block film 52, interlayer dielectric 50 has been capped hydrogen/water diffusion block film 52, and without doubt, can guarantee to prevent that the hydrogen that film forms in the atmosphere from arriving interlayer dielectric 50 inside.
As previously mentioned, the stress that forms on hydrogen/water diffusion block film 52 alleviates film 130a and can be silicon nitride film.
Below, will explain semiconductor device in conjunction with Figure 31 according to a modification (modification 3) of present embodiment.Figure 31 is the sectional view according to the semiconductor device of this modification.
Principal character according to the semiconductor device of this modification is, stress alleviates film 124 and is formed on hydrogen/water diffusion block film 52 that stress alleviates on the film 124 and formed barrier film 128c.
As shown in figure 31, on the interlayer dielectric 50 of planarization, form stress and alleviate film 124.It is silicon oxynitride films for example that stress alleviates film 124.The thickness that stress alleviates film is for example about 50 to 100 nanometers.
Alleviate the hydrogen/water diffusion block film 52 that forms metal oxide on the film 124 at stress.The thickness of hydrogen/water diffusion block film 52 is about 20 to 30 nanometers.
Therefore, barrier film 128c alleviates film 124 by stress and forms with hydrogen/water diffusion block film 52.Owing to be on the interlayer dielectric 50 of planarization, to form barrier film 128c, so barrier film 128c is smooth.
So just constituted semiconductor device according to this modification.
As described in this modification, barrier film 128c can be alleviated film 124 and is formed on hydrogen/water diffusion block film 52 that stress alleviates on the film 124 and form by stress.
Modification 4
Below, will explain semiconductor device in conjunction with Figure 32 according to a modification (modification 4) of present embodiment.Figure 32 is the sectional view according to the semiconductor device of this modification.
Principal character according to the semiconductor device of this modification is, hydrogen/water diffusion block film 52 be formed on stress on hydrogen/water diffusion block film 52 and alleviate film 124 and formed barrier film 128d.
Shown in figure 32, hydrogen/water diffusion block film 52 is formed on the interlayer dielectric 50 of planarization.The thickness of hydrogen/water diffusion block film 52 is for example about 20 to 30 nanometers.
On oxygen/water diffusion block film 52, form and for example alleviate film 124 by the film formed stress of silicon oxynitride.The thickness that stress alleviates film 124 is about 50 to 100 nanometers.
Here, it is silicon oxynitride films that stress alleviates film 124, but might not be silicon oxynitride film.For example, to alleviate film 124 can be silicon nitride film to stress.
So just constituted semiconductor device according to this modification.
As described in this modification, barrier film 128d can by hydrogen/water diffusion block film 52 be formed on stress on hydrogen/water diffusion block film 52 and alleviate film 124 and form.
Subsequently, will explain semiconductor device in conjunction with Figure 33 according to a modification (modification 5) of present embodiment.Figure 33 is the sectional view according to the semiconductor device of this modification.
Principal character according to the semiconductor device of this modification is, also forms barrier film 138 between first metal interconnecting layer 64 and second metal interconnecting layer 78, and also form barrier film 146 between second metal interconnecting layer 78 and the 3rd metal interconnecting layer 92.
As shown in figure 33, formation alleviates film 134 and hydrogen/water diffusion block film 136 mutual stacked barrier films that form 138 by hydrogen/water diffusion block film 132, stress on smooth interlayer dielectric 70.Hydrogen/water diffusion block film the 132, the 136th, for example thickness is the pellumina of 20 to 30 nanometers.It is that for example thickness is the silicon oxynitride film of 50 to 100 nanometers that stress alleviates film 134.Owing to be on interlayer dielectric 70, to form barrier film 138, so barrier film 138 is smooth with planarized surface.
Here, hydrogen/water diffusion block film 132,136 is pellumina, but might not is pellumina.Hydrogen/water diffusion block film 132,136 can be other metal oxide.For example, hydrogen/water diffusion block film 132,136 can be oxidation titanium film or other.
Here, it is silicon oxynitride films for example that stress alleviates film 134, but might not be silicon oxynitride film.For example, to alleviate film 134 can be silicon nitride film to stress.As previously mentioned, silicon nitride film can have the effect of water diffusion block film, is used for anti-sealing diffusion.
On barrier film 138, form dielectric film 110.Dielectric film 110 is the silicon oxide film of 100 nanometers for for example thickness.
On dielectric film 110, form second metal interconnecting layer 78.
On the interlayer dielectric 84 of planarization, form by hydrogen/water diffusion block film 140, stress and alleviate film 142 and barrier film 146 that hydrogen/water diffusion block film 144 is formed.Hydrogen/water diffusion block film the 140, the 144th, for example thickness is the pellumina of 20 to 30 nanometers.It is the silicon oxynitride film of 50 to 100 nanometers for for example thickness that stress alleviates film 142.Owing to be on interlayer dielectric 84, to form barrier film 146, so barrier film 146 is smooth with planarized surface.
Hydrogen/water diffusion block film the 140, the 144th, pellumina for example, but might not be pellumina.For example, hydrogen/water diffusion block film 140,144 can be other metal oxide.For example hydrogen/water diffusion block film 140,144 can be titanium oxide or other.
Here stress alleviates film 142 and is silicon oxynitride film, but might not be silicon oxynitride film.For example, to alleviate film 142 can be silicon nitride film to stress.As previously mentioned, silicon nitride film can play a part water diffusion block film, is used for anti-sealing diffusion.
On barrier film 146, form a dielectric film 114.Dielectric film 114 is that for example thickness is the silicon oxide film of 100 nanometers.
On dielectric film 114, form the 3rd metal interconnecting layer 92.
So just constituted semiconductor device according to this modification.
According to this modification, except the barrier film 128 that forms between the capacitor 44 and first metal interconnecting layer 64, also forming barrier film 138,146 between first metal interconnecting layer 64 and second metal interconnecting layer 78 and between second metal interconnecting layer 78 and the 3rd metal interconnecting layer 92 respectively, thereby guaranteeing to prevent that hydrogen and water from arriving capacitor 44.
Modification 6
Subsequently, will explain semiconductor device in conjunction with Figure 34 according to a modification (modification 6) of present embodiment.Figure 34 is the sectional view according to the semiconductor device of this modification.
Be the memory cell structure that piles up according to the principal character of the semiconductor device of this modification.
As shown in figure 34, on Semiconductor substrate 10, be formed for limiting the device isolation regions 12 of device area.On the Semiconductor substrate that has formed device isolation regions 12, form trap 14a, 14b.
By gate insulating film 16, on the Semiconductor substrate that has formed trap 14a, 14b, form gate electrode 18.On gate electrode 18, form silicon oxide film 148.On the sidewall of gate electrode 18 and silicon oxide film 148, form side wall insulating film 20.
All form source/leakage diffusion layer 22 in the both sides of the gate electrode 18 that has formed side wall insulating film 20.So just formed transistor 24, each transistor comprises gate electrode 18 and source/leakage diffusion layer 22.The length setting of the grid of transistor 24 is for example 0.18 μ m.
On the Semiconductor substrate 10 that has formed transistor 24, form by silicon oxynitride film 150 and the silicon oxide film 152 mutual stacked interlayer dielectrics that form 154.The surface of interlayer dielectric 154 is flattened.
On interlayer dielectric 154, form hydrogen/water diffusion block film 156, be used to stop the diffusion of hydrogen and water.Hydrogen/water diffusion block film 156 is metal oxide films for example, such as pellumina, oxidation titanium film or other film.
In hydrogen/water diffusion block film 156 and interlayer dielectric 154 formation down to the source/contact hole 28 of leakage diffusion layer 22.
In contact hole 28, form by Ti film and the mutual stacked barrier metal film (not shown) that forms of TiN film.
In the contact hole 28 that has formed barrier metal film, bury the conductive plug 32 of tungsten.
Form Ir (iridium) film 158 on hydrogen/water diffusion block film 156, it is electrically connected to conductive plug 32.
On Ir film 158, form the bottom electrode 38 of capacitor 44.On bottom electrode 38, form the dielectric film 40 of capacitor 44.Dielectric film 40 is for example ferroelectric film, such as PZT etc.On dielectric film 40, form the top electrode 42 of capacitor 44.Top electrode 42, dielectric film 40, bottom electrode 38, and Ir film 158 be patterned by etching immediately, and have substantially the same flat shape.
So just constitute each and comprised the capacitor 44 of bottom electrode 38, dielectric film 40 and top electrode 42.The bottom electrode 38 of capacitor 44 is electrically connected to conductive plug 32 by Ir film 158.
Form silicon oxynitride film 160 in hydrogen/water diffusion block film 156 lip-deep zones that do not form Ir film 158.
On capacitor 44 and silicon oxynitride film 160, form and have the barrier film 48 that prevents hydrogen and water diffusion function.Barrier film 48 is metal oxide films for example, such as pellumina, oxidation titanium film or other film.
On hydrogen/water diffusion block film 48, form by the film formed interlayer dielectric 50 of silica.The surface of interlayer dielectric 50 is flattened.
On the interlayer dielectric 50 of planarization, form by hydrogen/water diffusion block film 52, stress and alleviate film 124 and hydrogen/water diffusion block film 126 mutual stacked barrier films that form 128.Owing to be on interlayer dielectric 50, to form barrier film 128, so barrier film 128 is smooth.
On barrier film 128, form silicon oxide film 54.
In silicon oxide film 54, barrier film 128, silicon oxide film 50 and hydrogen/water diffusion block film 48, form down to the contact hole 56 of the top electrode 42 of capacitor 44.In silicon oxide film 54, barrier film 128, silicon oxide film 50, hydrogen/water diffusion block film 48 and silicon oxynitride film 160, form contact hole 58 down to conductive plug 32.
In contact hole 56,58, form by Ti film and the mutual stacked barrier metal film (not shown) that forms of TiN film.
In the contact hole 56,58 that has formed barrier metal film, bury the conductive plug 62 of tungsten respectively.
On silicon oxide film 54, form the cross tie part (first metal interconnecting layer) 64 that is electrically connected to conductive plug 62.
On the silicon oxide film 54 that has formed cross tie part 64, form for example interlayer dielectric 70 of silicon oxide film.The surface of interlayer dielectric 70 is flattened.
On the interlayer dielectric 70 of planarization, form by hydrogen/water diffusion block film 132, stress and alleviate film 134, and smooth barrier film 138 that hydrogen/water diffusion block film 136 is formed.
On barrier film 138, form silicon oxide film 110.
In contact hole 72, form by Ti film and the mutual stacked barrier metal film (not shown) that forms of TiN film.
In the contact hole 72 that has formed barrier metal film, bury the conductive plug 76 of tungsten.
On silicon oxide film 110, form the cross tie part 78 that is electrically connected to conductive plug 76.
On the silicon oxide film 110 that has formed cross tie part 78, form the interlayer dielectric 84 of silicon oxide film.Interlayer dielectric 84 surfaces are flattened.
On the interlayer dielectric 84 of planarization, form by hydrogen/water diffusion block film 140, stress and alleviate film 142, and smooth barrier film 146 that hydrogen/water diffusion block film 144 is formed.
On barrier film 146, form silicon oxide film 114.
On silicon oxide film 114, form a unshowned cross tie part (the 3rd metal interconnecting layer).
As described in this modification, memory cell structure can be stacked.
The 3rd embodiment
Next will explain the semiconductor device of a third embodiment in accordance with the invention and make the method for this semiconductor device in conjunction with Figure 35 to Figure 37.Figure 35 is the sectional view according to the semiconductor device of present embodiment.Fig. 1 to shown in Figure 34 according to first and second embodiment semiconductor device and the identical components of making in the method for this semiconductor device represent with identical Reference numeral, will no longer repeat the explanation of these Reference numerals or simplify its explanation.
Principal character according to the semiconductor device of present embodiment is that a plurality of hydrogen/water diffusion block film is stacked mutually, and is formed with the intermediate layer therebetween, thereby forms barrier film.
As shown in figure 35, formation has the hydrogen/water diffusion block film 52 that prevents hydrogen and water diffusion function on interlayer dielectric 50.Hydrogen/water diffusion block film 52 is for example metal oxide film.The hydrogen of metal oxide film/water diffusion block film 52 is for example pellumina.The thickness of hydrogen/water diffusion block film 52 is for example 20 to 30 nanometers.It is in order to make the stress due to hydrogen/water diffusion block film 52 less that the thickness of hydrogen/water diffusion block film 52 is provided with so for a short time.
Here, hydrogen/water diffusion block film 52 is for example pellumina, but might not is pellumina.For example, hydrogen/water diffusion block film 52 can be other metal oxide.For example, hydrogen/water diffusion block film 52 can be oxidation titanium film or other film.
On hydrogen/water diffusion block film 52, form the intermediate layer 162 of dielectric material.Intermediate layer 162 is for example silicon oxide film.The thickness in intermediate layer 162 is for example about 20 to 30 nanometers.
Here, intermediate layer 162 is for example silicon oxide film, but might not be silicon oxide film.For example, intermediate layer 162 is for example silicon oxynitride film, silicon nitride film or other film.Silicon oxynitride film and silicon nitride film can have the effect that aforesaid stresses alleviates film, can be alleviated by hydrogen/water by silicon oxynitride film or the film formed intermediate layer 162 of silicon nitride and spread the stress that block film 52,164 causes.Silicon oxynitride film and silicon nitride film can play the effect of water diffusion block film, are used for the diffusion of anti-sealing, and the intermediate layer 162 of silicon oxynitride film or silicon nitride film can guarantee that anti-sealing arrives capacitor 44.
On intermediate layer 162, form and have the hydrogen/water diffusion block film 164 that prevents hydrogen and water diffusion function.As previously mentioned, hydrogen/water diffusion block film 164 is for example pellumina.The thickness of hydrogen/water diffusion block film 164 is for example about 20 to 30 nanometers.It is in order to make the stress due to hydrogen/water diffusion block film 164 less that the thickness of hydrogen/water diffusion block film 164 is provided with so for a short time.
Here, hydrogen/water diffusion block film 164 is pellumina, but might not is pellumina.For example, hydrogen/water diffusion block film 164 can be other metal oxide.For example, hydrogen/water diffusion block film 164 can be oxidation titanium film or other film.
On hydrogen/water diffusion block film 164, form the intermediate layer 166 of dielectric material.Intermediate layer 166 is for example silicon oxide film.The thickness in intermediate layer 166 is for example about 50 to 100 nanometers.
Here, intermediate layer 166 is for example silicon oxide film, but might not be silicon oxide film.For example, intermediate layer 166 is for example silicon oxynitride film or silicon nitride film.
On intermediate layer 166, form and have the hydrogen/water diffusion block film 168 that prevents hydrogen and water diffusion function.As previously mentioned, hydrogen/water diffusion block film 168 is for example pellumina.The thickness of hydrogen/water diffusion block film 168 is for example about 20 to 30 nanometers.It is in order to make the stress due to hydrogen/water diffusion block film 168 less that the thickness of hydrogen/water diffusion block film 168 is provided with lessly relatively.
Here, hydrogen/water diffusion block film 168 is pellumina, but might not is pellumina.For example hydrogen/water diffusion block film 168 can be other metal oxide.For example, hydrogen/water diffusion block film 168 can be oxidation titanium film or other film.
Like this, hydrogen/water diffusion block film 52, intermediate layer 162, hydrogen/water spread block film 164, intermediate layer 166, form barrier films 170 with hydrogen/water diffusion block film 168.Owing to be to form barrier film 170 on the interlayer dielectric 50 that is flattened on the surface, so barrier film 170 is smooth.
In the present embodiment, a plurality of hydrogen/water diffusion block film 52,164,168 is stacked mutually, and is formed with intermediate layer 162,166 therebetween, and its reason is as follows.
That is, on the surface of surface, can form cut usually by the interlayer dielectric 50 of CMP or other method planarization.When forming hydrogen/water diffusion block film 52 on the interlayer dielectric 50 that has formed cut, usually can since the step that cut forms and in hydrogen/water diffusion block film 52 formation crackle partly.When cracking in hydrogen/water diffusion block film 52, the crackle that hydrogen and water can pass in hydrogen/water diffusion block film 52 usually arrives capacitor 44, thereby causes the deterioration of the electrology characteristic of capacitor 44.Even in hydrogen/water diffusion block film 52, not have formation owing to the crackle due to the cut in the interlayer dielectric 50, usually also can form pin hole (pin hole) in hydrogen/water diffusion block film 52, hydrogen and water can arrive capacitor 44 by the pin hole that forms in hydrogen/water diffusion block film 52.
In the present embodiment, on hydrogen/water diffusion block film 52, place hydrogen/water diffusion block film 164, and on hydrogen/water diffusion block film 52, form hydrogen/water diffusion block film 164, form intermediate layer 162 therebetween, even thereby when forming crackle in hydrogen/water diffusion block film 52, the possibility that forms crackle just in another hydrogen/water diffusion block film 164 is very little.Pin hole also may be formed in the hydrogen/water diffusion block film 164, and still, the mutual close possibility in the pin hole that forms in hydrogen/water diffusion block film 52 and the position of the pin hole of formation in hydrogen/water diffusion block film 164 is very little.Therefore,, compare, more can guarantee to prevent the diffusion of hydrogen and water with forming a hydrogen/water diffusion block film according to present embodiment.
In addition,, on hydrogen/water diffusion block film 164, form hydrogen/water diffusion block film 168, so just can prevent more definitely that hydrogen and water from arriving capacitor 44 according to present embodiment.
Hydrogen of formation on capacitor 44/when water spread block film, in order to ensure the diffusion that prevents hydrogen and water, the thickness of hydrogen/water diffusion block film must be set to 50 nanometers or higher.The thickness of hydrogen/water diffusion block film is higher relatively, and its stress that causes is just relatively large, so the stress that puts on the capacitor is bigger, this has caused the exchange charge quantity Q of capacitor
SWThe risk that may reduce.
In contrast, in the present embodiment, thickness is that the thin hydrogen/water diffusion block film 52,164,168 of 20 nanometers is stacked mutually, forms intermediate layer 162,166 therebetween.Compare with the stress that causes by thicker hydrogen/water diffusion block film, very little by the stress that thin hydrogen/water diffusion block film 52,164,168 causes.The stress that the barrier film 170 that is formed by mutually stacked thin hydrogen/water diffusion block film 52,164,168 and the intermediate layer 162,166 that forms therebetween causes is less than spreading the stress that block film causes by thicker hydrogen/water.And the total film thickness of hydrogen/water diffusion block film 52,164,168 is thicker.Therefore, according to present embodiment, can make the total film thickness of hydrogen/water diffusion block film 52,164,168 thicker, the stress that barrier film 170 is caused is less.Therefore, in the present embodiment, can guarantee to prevent that hydrogen and water from arriving capacitor 44, can prevent the exchange charge quantity Q of capacitor 44 simultaneously
SWReduce.
On barrier film 170, form silicon oxide film 54.The thickness of silicon oxide film 54 is for example about 50 to 100 nanometers.
So just constituted semiconductor device according to present embodiment.
As previously mentioned, the principal character according to the semiconductor device of present embodiment is that a plurality of hydrogen/water diffusion block film 52,164,168 is stacked mutually, and is formed with intermediate layer 162,166 betwixt.
According to the present invention, on hydrogen/water diffusion block film 52, form hydrogen/water diffusion block film 164, form intermediate layer 162 therebetween, thereby even when forming crackle in hydrogen/water diffusion block film 52, the possibility that just forms crackle in hydrogen/water diffusion block film 164 is very little.The mutual close possibility in the pin hole that forms in hydrogen/water diffusion block film 52 and the position of the pin hole of formation in hydrogen/water diffusion block film 164 is very little.Therefore,, compare, more can guarantee to prevent the diffusion of hydrogen and water with on capacitor 44, forming a hydrogen/water diffusion block film according to present embodiment.In addition, according to present embodiment, on hydrogen/water diffusion block film 164, form hydrogen/water diffusion block film 168, thereby more can guarantee to prevent hydrogen and water diffusion.
According to present embodiment, barrier film 170 is by mutually stacked thin hydrogen/water diffusion block film 52,184,168 and forms intermediate layer 162,166 betwixt and form, thereby can make the total film thickness of hydrogen/water diffusion block film 52,164,168 thicker, the stress that barrier film 170 is caused is less.Therefore,, can guarantee to prevent that hydrogen and water from arriving capacitor 44, can prevent the exchange charge quantity Q of capacitor 44 simultaneously according to present embodiment
SWReduce.
Make the method for semiconductor device
To explain manufacture method in conjunction with Figure 36 and Figure 37 subsequently according to the semiconductor device of present embodiment.Figure 36 and Figure 37 are the schematic cross-sections of the semiconductor device in the semiconductor device making method step, and it illustrates this manufacture method.
At first, identical with the step of the semiconductor device making method of having explained in conjunction with Fig. 5 A to Figure 12 A up to the institute in this step of planarization interlayer dielectric 50 (comprising planarization interlayer dielectric 50) in steps, these steps of repetition of explanation (seeing Figure 36 A) no longer.
Subsequently, in nitrogen containing atmosphere, heat-treat.Nitrogen containing atmosphere is for example N
2The O plasma.Heat treatment temperature is for example 300 to 400 ℃.Here, heat treatment temperature is for example 350 ℃.Heat treatment time is for example 2 to 6 minutes.Here, heat treatment time is for example 2 minutes.This heat treated purpose is the water of removing in the interlayer dielectric 50, the surface of the interlayer dielectric of nitrogenize simultaneously 50.The surface of interlayer dielectric 50 is by nitrogenize, thereby can prevent that sealing invades interlayer dielectric 50 by the outside, makes the deterioration of the electrology characteristic that can prevent capacitor 42.
Then, shown in Figure 36 B, adopt for example sputter or CVD to form hydrogen/water diffusion block film 52.Hydrogen/water diffusion block film 52 is the metal oxide film of 20 to 30 nanometers for for example thickness.The hydrogen that metal oxide forms/water diffusion block film 52 is for example pellumina.
The condition that the hydrogen/water that adopts sputter to form aluminium oxide spreads block film 52 is identical with for example aforementioned condition.Owing to be on the interlayer dielectric 50 of planarization, to form hydrogen/water diffusion block film 52, so hydrogen/water diffusion block film 52 is smooth.
Subsequently, for example adopting, CVD forms intermediate layer 162.Intermediate layer 162 is the silicon oxide film of 20 to 30 nanometers for for example thickness.The condition that forms intermediate layer 162 is for example as follows.The gas that is provided to film forming chamber is TEOS gas and O
2Gas.The flow velocity of TEOS gas is for example 1.8 ml/min.O
2The flow velocity of gas is for example 8 liters/minute.Pressure in the film forming chamber is for example 2.2Torr.Film-forming temperature is for example 350 ℃.The radio frequency electrical power that applies is for example 350 watts.The low frequency electrical power that applies is for example 650 watts.When intermediate layer 162 thickness were 20 nanometers, film formation time was for example 3.6 seconds.Owing to be to form intermediate layer 162 on the hydrogen/water diffusion block film 52 in planarization, so intermediate layer 162 is smooth.
Then, adopt for example sputter or CVD to form hydrogen/water diffusion block film 164.Hydrogen/water diffusion block film 164 is the metal oxide film of 20 to 30 nanometers for for example thickness.The hydrogen of metal oxide film/water diffusion block film 164 is for example pellumina.The condition that forms hydrogen/water diffusion block film 164 is identical with the condition that for example forms hydrogen/water diffusion block film 52.Owing to be on smooth intermediate layer 162, to form hydrogen/water diffusion block film 164, so hydrogen/water diffusion block film 164 is smooth.
Subsequently, for example adopting, CVD forms intermediate layer 166.Intermediate layer 166 is the silicon oxide film of 20 to 30 nanometers for for example thickness.The condition that forms intermediate layer 166 is identical with the condition that for example forms intermediate layer 162.Owing to be on smooth hydrogen/water diffusion block film 164, to form intermediate layer 166, so intermediate layer 166 is smooth.
Subsequently, adopt for example sputter or CVD to form hydrogen/water diffusion block film 168.Hydrogen/water diffusion block film 168 is the pellumina of 20 to 30 nanometers for for example thickness.The condition that forms hydrogen/water diffusion block film 168 is identical with the condition that for example forms hydrogen/water diffusion block film 52.The condition that the hydrogen/water that adopts sputter to form pellumina spreads block film 168 is identical with for example foregoing condition.
Like this, by hydrogen/water diffusion block film 52, intermediate layer 162, hydrogen/water diffusion block film 164, intermediate layer 166, and hydrogen/water diffusion block film 168 form barrier film 170.Owing to be on the interlayer dielectric 50 that is flattened, to form barrier film 170, so the barrier film 170 that forms has an even surface.
Subsequently, on barrier film 170, form dielectric film 54.
According to the later step of the method for the manufacturing semiconductor device of present embodiment with above-mentioned be identical in conjunction with the described method, semi-conductor device manufacturing method of Figure 13 A to Figure 21, with the explanation that no longer repeats it.
So just made semiconductor device (seeing Figure 37) according to present embodiment.
Subsequently, will explain semiconductor device in conjunction with Figure 38 according to a modification (modification 1) of present embodiment.Figure 38 is the sectional view according to the semiconductor device of this modification.
Principal character according to the semiconductor device of this modification is, between first metal interconnecting layer 64 and second metal interconnecting layer 78, further form barrier film 182, and between second metal interconnecting layer 78 and the 3rd metal interconnecting layer 92, further form barrier film 194.
As shown in figure 38, on the interlayer dielectric 70 of planarization, form by hydrogen/water diffusion block film 172, intermediate layer 174, hydrogen/water diffusion block film 176, intermediate layer 178, reach hydrogen/water diffusion block film 180 mutual stacked barrier films that form 182.Hydrogen/water diffusion block film the 172,176, the 180th, for example thickness is the pellumina of 20 to 30 nanometers.Intermediate layer 174,178 is the silicon oxide film of 20 to 30 nanometers for for example thickness.Owing to be to form barrier film 182 on the interlayer dielectric 70 that is flattened on the surface, so barrier film 182 is smooth.
Here, hydrogen/water diffusion block film 172,176,180 is for example pellumina, but might not is pellumina.Hydrogen/water diffusion block film 172,176,180 can be for example other metal oxide.For example, hydrogen/water diffusion block film 172,176,180 can be oxidation titanium film or other film.
Intermediate layer 174,178 is for example silicon oxide film, but might not be silicon oxide film.For example, intermediate layer 174,178 can be for example silicon oxynitride film or silicon nitride film.As previously mentioned, silicon oxynitride film and silicon nitride film can have the effect that stress alleviates film and water diffusion block film.
On barrier film 182, form dielectric film 110.Dielectric film 110 is the silicon oxide film of 100 nanometers for for example thickness.
On dielectric film 110, form second metal interconnecting layer 78.
On the interlayer dielectric 84 of planarization, form by hydrogen/water diffusion block film 184, intermediate layer 186, hydrogen/water diffusion block film 188, intermediate layer 190, reach hydrogen/water diffusion block film 192 mutual stacked barrier films that form 194.Hydrogen/water diffusion block film 184,188,192 has the function that prevents hydrogen and water diffusion.Hydrogen/water diffusion block film the 184,188, the 192nd, for example thickness is the pellumina of 20 to 30 nanometers.Intermediate layer 186,190 is the silicon oxide film of 20 to 30 nanometers for for example thickness.Owing to be to form barrier film 194 on the interlayer dielectric 84 that is flattened on the surface, so barrier film 194 is smooth.
Here, hydrogen/water diffusion block film 184,188,192 is pellumina, but might not is pellumina.For example, hydrogen/water diffusion block film 184,188,192 can be other metal oxide.For example, hydrogen/water diffusion block film 184,188,192 can be a titanium oxide etc.
Here, intermediate layer 186,190 is for example silicon oxide film, but might not be silicon oxide film.Intermediate layer 186,190 can be for example silicon oxynitride film and silicon nitride film.As previously mentioned, silicon oxynitride film and silicon nitride film can have the effect that stress alleviates film and water diffusion block film.
On barrier film 194, form dielectric film 114.Dielectric film 114 is the silicon oxide film of 100 nanometers for for example thickness.
On dielectric film 114, form the 3rd metal interconnecting layer 92.
So just constituted semiconductor device according to this modification.
According to this modification, between the capacitor 44 and first metal interconnecting layer 64, form barrier film 170, and also forming barrier film 182,194 respectively between first metal interconnecting layer 64 and second metal interconnecting layer 78 and between second metal interconnecting layer 78 and the 3rd metal interconnecting layer 92, thereby can prevent the exchange charge quantity Q of capacitor 44
SWLess, simultaneously can guarantee to prevent that hydrogen and water from arriving capacitor 44.
Subsequently, will explain semiconductor device in conjunction with Figure 39 according to a modification of present embodiment.Figure 39 is the sectional view according to the semiconductor device of this modification.
Be the memory cell structure that piles up according to the principal character of the semiconductor device of this modification.
As shown in figure 39, on the silicon oxide film 50 of planarization, form by hydrogen/water diffusion block film 52, intermediate layer 162, hydrogen/water diffusion block film 164, intermediate layer 166, reach the barrier film 170 that hydrogen/water diffusion block film 168 forms.
On barrier film 170, form silicon oxide film 54.
On silicon oxide film 54, form cross tie part (first metal interconnecting layer) 64.
On the interlayer dielectric 70 of planarization, form by hydrogen/water diffusion block film 172, intermediate layer 174, hydrogen/water diffusion block film 176, intermediate layer 178, reach hydrogen/water diffusion block film 180 mutual stacked barrier films that form 182.
On barrier film 182, form silicon oxide film 110.
On silicon oxide film 110, form cross tie part (second metal interconnecting layer) 78.
On the interlayer dielectric 84 of planarization, form by hydrogen/water diffusion block film 184, intermediate layer 186, hydrogen/water diffusion block film 188, intermediate layer 190, reach hydrogen/water diffusion block film 192 mutual stacked barrier films that form 194.
On barrier film 194, form silicon oxide film 114.
On silicon oxide film 114, form a unshowned cross tie part (the 3rd metal interconnecting layer).
As described in this modification, this memory cell structure can be for piling up type.
The embodiment that revises
The invention is not restricted to the foregoing description, can cover other various changes.
For example, in the above-described embodiments, the ferroelectric film that forms dielectric film 40 is the PZT film.Yet the ferroelectric film that forms dielectric film 40 might not be the PZT film, and can be any other ferroelectric film.For example, the ferroelectric film of formation dielectric film 40 can be Pb
1-XLa
XZr
1-YTiYO
3Film (plzt film), SrBi
2(Ta
XNb
1-X)
2O
9Film, Bi
4Ti
2O
12Film or other film.
In the above-described embodiments, dielectric film 40 is for example ferroelectric film, but might not be ferroelectric film.For example, when forming DRAM etc., dielectric film 40 can be high-k films.The high-k films that forms dielectric film 40 can be for example (BaSr) TiO
3Film (bst film), SrTiO
3Film (STO film), Ta
2O
5Film or other film.High-k films is meant that dielectric constant (specific dielectric constant) is higher than the dielectric film of silica.
In the above-described embodiments, top electrode 42 is by IrO
XFilm, IrO
YThe tunic that film and Pt film are formed forms, but might not be to be formed by these materials.For example, top electrode 42 can be formed by SrRuO (sro film) film.
In first embodiment, hydrogen diffusion block film is a pellumina, but might not be pellumina.Can suitably use and have the film that stops the hydrogen diffusion function and spread block film as hydrogen.For example, can suitably use metal oxide film to spread block film as hydrogen.The hydrogen of metal oxide diffusion block film can be tantalum oxide for example, titanium oxide or other.Hydrogen diffusion block film might not be a metal oxide.For example, can use silicon nitride film (Si
3N
4Film), silicon oxynitride film (SiON film) etc. is as hydrogen diffusion block film.Metal oxide film is fine and close, so when even the film that forms is thin, they also can guarantee to prevent the diffusion of hydrogen.From micronized angle, using metal oxide is favourable as hydrogen diffusion block film.
In a second embodiment, hydrogen/water diffusion block film is pellumina, but might not is pellumina.Have the film that stops hydrogen and water diffusion function and can be used as hydrogen/water diffusion block film.For example, can suitably use metal oxide film as having the film that stops hydrogen and water diffusion function.The hydrogen of metal oxide/water diffusion block film can be titanium oxide for example, tantalum oxide or other.Hydrogen/water diffusion block film might not be a metal oxide, and can prevent the material of hydrogen and water diffusion for any other.Yet metal oxide film is fine and close, even when the film that forms is thin, they also can guarantee to prevent the diffusion of hydrogen and water.From micronized angle, using metal oxide is favourable as hydrogen diffusion block film.
Claims (24)
1. semiconductor device comprises:
Transistor comprises: be formed on the gate electrode on the Semiconductor substrate, and be formed with gate insulating film between this Semiconductor substrate and this gate electrode; And the source that in this Semiconductor substrate of these gate electrode both sides, forms/leakage diffusion layer;
First dielectric film, it is formed on this Semiconductor substrate and this transistor;
First conductive plug, it is buried in this first dielectric film, and this first conductive plug is connected to this source/leakage diffusion layer;
Capacitor, it is formed on this first dielectric film, and this capacitor comprises bottom electrode, is formed on the dielectric film on this bottom electrode and is formed on top electrode on this dielectric film;
First hydrogen diffusion block film, it is formed on this first dielectric film, covers this capacitor, is used to stop the diffusion of hydrogen;
Second dielectric film, it is formed on this first hydrogen diffusion block film, and the surface of this second dielectric film is flattened;
Second hydrogen diffusion block film, it is formed on the whole surface of this second dielectric film, is used to prevent the diffusion of hydrogen;
Second conductive plug, it is buried in this first hydrogen diffusion block film, this second dielectric film and this second hydrogen diffusion block film, and this second conductive plug is connected to this bottom electrode or this top electrode;
The 3rd conductive plug, it is buried in this first hydrogen diffusion block film, this second dielectric film and this second hydrogen diffusion block film, and the 3rd conductive plug is connected to this first conductive plug; And
Cross tie part, it is formed on this second hydrogen diffusion block film, and is connected to this second conductive plug or the 3rd conductive plug.
2. semiconductor device according to claim 1, wherein this second hydrogen diffusion block film is a tunic.
3. semiconductor device according to claim 1, wherein this semiconductor device also comprises the 3rd dielectric film, it is formed on this second hydrogen diffusion block film and is positioned under this cross tie part.
4. semiconductor device according to claim 1, wherein this second dielectric film is an inoranic membrane.
5. semiconductor device according to claim 4, wherein this inoranic membrane is a silicon oxide film.
6. semiconductor device according to claim 1, wherein this semiconductor device also comprises the 3rd dielectric film, it is formed on this first dielectric film and is positioned under this first hydrogen diffusion block film and this capacitor.
7. semiconductor device according to claim 1, wherein this semiconductor device also comprises: be formed directly into this interior top electrode of this second contact hole or the TiN film on this bottom electrode; And wherein, this second conductive plug is buried in this second contact hole that is formed with this TiN film.
8. semiconductor device according to claim 7, wherein this second conductive plug is formed by tungsten.
9. semiconductor device according to claim 1, wherein this semiconductor device also comprises:
The 3rd dielectric film, it is formed on this second dielectric film and this cross tie part, and the surface of the 3rd dielectric film is flattened;
The 3rd hydrogen diffusion block film, it is formed on the 3rd dielectric film, is used to prevent the diffusion of hydrogen; And
Be formed on another cross tie part on the 3rd hydrogen diffusion block film.
10. semiconductor device according to claim 1, wherein this second hydrogen diffusion block film comprises metal oxide film.
11. semiconductor device according to claim 10, wherein this metal oxide film is pellumina, oxidation titanium film or tantalum-oxide film.
12. semiconductor device according to claim 1, wherein this second hydrogen diffusion block film comprises silicon nitride film or silicon oxynitride film.
13. semiconductor device according to claim 1, wherein this dielectric film is ferroelectric film or high-k films.
14. semiconductor device according to claim 13, wherein this ferroelectric film is PbZr
1-xTi
xO
3Film, Pb
1-XLa
XZr
1-YTi
YO
3Film, SrBi
2(Ta
XNb
1-X)
2O
9Film or Bi
4Ti
2O
12Film.
15. semiconductor device according to claim 13, wherein this high-k films is (BaSr) TiO
3Film, SrTiO
3Film or Ta
2O
5Film.
16. semiconductor device according to claim 1, wherein the membrane stress of this second hydrogen diffusion block film is 5 * 10
8Dyn/cm
2Or it is littler.
17. a method of making semiconductor device comprises the steps:
On Semiconductor substrate, form gate electrode, and be formed with gate insulating film between this Semiconductor substrate and this gate electrode;
Formation source/leakage diffusion layer in this Semiconductor substrate of these gate electrode both sides;
On this Semiconductor substrate, this gate electrode and this source/leakage diffusion layer, form first dielectric film;
In this first dielectric film, form first contact hole down to this source/leakage diffusion layer;
In this first contact hole, bury first conductive plug;
Form capacitor on this first dielectric film, this capacitor comprises bottom electrode, be formed on the dielectric film on this bottom electrode and be formed on top electrode on this dielectric film;
On this first dielectric film and this capacitor, be formed for stoping first hydrogen diffusion block film of hydrogen diffusion;
On this first hydrogen diffusion block film, form second dielectric film;
Polish the surface of this second dielectric film, with this surface of this second dielectric film of planarization;
On the whole surface of this second dielectric film, be formed for preventing second hydrogen diffusion block film of hydrogen diffusion;
In this first hydrogen diffusion block film, this second dielectric film and this second hydrogen diffusion block film, form second contact hole down to this bottom electrode or this top electrode;
In this first hydrogen diffusion block film, this second dielectric film and this second hydrogen diffusion block film, form the 3rd contact hole down to this first conductive plug;
In this second contact hole, bury second conductive plug, and in the 3rd contact hole, bury the 3rd conductive plug;
On this second hydrogen diffusion block film, form the cross tie part that contacts with this second conductive plug or the 3rd conductive plug.
18. the method for manufacturing semiconductor device according to claim 17 wherein after the step that forms this second dielectric film and before the step that forms this second hydrogen diffusion block film, also comprises step of heat treatment.
19. the method for manufacturing semiconductor device according to claim 18, wherein in this step of heat-treating, this heat treatment is to use N at least
2Carry out in the plasma atmosphere that O gas produces.
20. the method for manufacturing semiconductor device according to claim 18 wherein after step of heat treatment and before the step that forms this second hydrogen diffusion block film, comprises that also this second dielectric film is exposed to uses N at least
2Step in the plasma atmosphere that O gas produces.
21. the method for manufacturing semiconductor device according to claim 17 wherein after the step of burying first conductive plug and before the step that forms this capacitor, also is included in the step that forms the 3rd dielectric film on this first dielectric film and this first conductive plug.
22. the method for manufacturing semiconductor device according to claim 21, wherein the 3rd dielectric film is a silicon oxynitride film.
23. the method for manufacturing semiconductor device according to claim 17, wherein, after the step that forms this second hydrogen diffusion block film and before forming the step of this cross tie part, also be included in the step that forms the 3rd dielectric film on this second hydrogen diffusion block film.
24. the method for manufacturing semiconductor device according to claim 17, wherein, after forming the second contact hole step and before the step that forms the 3rd contact hole, also be included in the atmosphere that contains oxygen or ozone this capacitor step of heat treatment.
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004189365 | 2004-06-28 | ||
| JP2004189365 | 2004-06-28 | ||
| JP2004-189365 | 2004-06-28 | ||
| JP2004330438 | 2004-11-15 | ||
| JP2004-330438 | 2004-11-15 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008101099150A Division CN101299429B (en) | 2004-06-28 | 2005-02-25 | Semiconductor device and method for fabricating the same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1716609A CN1716609A (en) | 2006-01-04 |
| CN100431155C true CN100431155C (en) | 2008-11-05 |
Family
ID=35822226
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100095712A Expired - Fee Related CN100431155C (en) | 2004-06-28 | 2005-02-25 | Semiconductor device and method for fabricating the same |
| CN2008101099150A Expired - Fee Related CN101299429B (en) | 2004-06-28 | 2005-02-25 | Semiconductor device and method for fabricating the same |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008101099150A Expired - Fee Related CN101299429B (en) | 2004-06-28 | 2005-02-25 | Semiconductor device and method for fabricating the same |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP5381688B2 (en) |
| CN (2) | CN100431155C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103178048A (en) * | 2011-12-16 | 2013-06-26 | 瑞萨电子株式会社 | Semiconductor device and method of manufacturing same |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102628719B1 (en) * | 2016-02-12 | 2024-01-24 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and method of manufacturing the same |
| CN111373533B (en) * | 2018-05-17 | 2023-09-29 | 桑迪士克科技有限责任公司 | Three-dimensional memory device including hydrogen diffusion barrier structure and method of fabricating the same |
| CN109935530B (en) * | 2018-10-31 | 2023-05-12 | 湘潭大学 | Experimental method for evaluating reliability of ferroelectric thin film in ferroelectric device |
| CN112071268B (en) * | 2020-08-12 | 2022-02-22 | 武汉华星光电半导体显示技术有限公司 | Display panel and display device |
| KR20220145978A (en) * | 2021-04-22 | 2022-11-01 | 삼성전자주식회사 | Semiconductor device |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1292571A (en) * | 1999-09-10 | 2001-04-25 | 三星电子株式会社 | Semiconductor memory device with capacitor protective layer and preparing method thereof |
| US20020025592A1 (en) * | 2000-08-24 | 2002-02-28 | Gunther Schindler | Microelectronic component and method for fabricating a microelectronic component |
| US20030089954A1 (en) * | 2001-11-15 | 2003-05-15 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
| JP2004039816A (en) * | 2002-07-02 | 2004-02-05 | Matsushita Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
| US20040046185A1 (en) * | 2002-08-30 | 2004-03-11 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
| CN1501502A (en) * | 2002-11-13 | 2004-06-02 | ���µ�����ҵ��ʽ���� | Semiconductor device and method for fabricating the same |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3331334B2 (en) * | 1999-05-14 | 2002-10-07 | 株式会社東芝 | Method for manufacturing semiconductor device |
| JP2003100994A (en) * | 2001-09-27 | 2003-04-04 | Oki Electric Ind Co Ltd | Ferroelectric memory and its manufacturing method |
| JP2003197878A (en) * | 2001-10-15 | 2003-07-11 | Hitachi Ltd | Memory semiconductor device and its manufacturing method |
| JP2003243626A (en) * | 2002-02-19 | 2003-08-29 | Seiko Epson Corp | Method of manufacturing ferroelectric memory device |
| JP2003273325A (en) * | 2002-03-15 | 2003-09-26 | Oki Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
| JP4105656B2 (en) * | 2004-05-13 | 2008-06-25 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
-
2005
- 2005-02-25 CN CNB2005100095712A patent/CN100431155C/en not_active Expired - Fee Related
- 2005-02-25 CN CN2008101099150A patent/CN101299429B/en not_active Expired - Fee Related
-
2009
- 2009-12-24 JP JP2009292154A patent/JP5381688B2/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1292571A (en) * | 1999-09-10 | 2001-04-25 | 三星电子株式会社 | Semiconductor memory device with capacitor protective layer and preparing method thereof |
| US20020025592A1 (en) * | 2000-08-24 | 2002-02-28 | Gunther Schindler | Microelectronic component and method for fabricating a microelectronic component |
| US20030089954A1 (en) * | 2001-11-15 | 2003-05-15 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
| JP2004039816A (en) * | 2002-07-02 | 2004-02-05 | Matsushita Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
| US20040046185A1 (en) * | 2002-08-30 | 2004-03-11 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
| CN1501502A (en) * | 2002-11-13 | 2004-06-02 | ���µ�����ҵ��ʽ���� | Semiconductor device and method for fabricating the same |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103178048A (en) * | 2011-12-16 | 2013-06-26 | 瑞萨电子株式会社 | Semiconductor device and method of manufacturing same |
| CN103178048B (en) * | 2011-12-16 | 2017-04-12 | 瑞萨电子株式会社 | Semiconductor device and method of manufacturing same |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101299429A (en) | 2008-11-05 |
| CN101299429B (en) | 2010-12-15 |
| JP5381688B2 (en) | 2014-01-08 |
| JP2010135804A (en) | 2010-06-17 |
| CN1716609A (en) | 2006-01-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7598557B2 (en) | Semiconductor device and method for fabricating a semicondutor device including first and second hydrogen diffusion preventing films | |
| US6656748B2 (en) | FeRAM capacitor post stack etch clean/repair | |
| KR100718267B1 (en) | Ferroelectric structure, Method of forming the ferroelectric structure, Semiconductor device having the ferroelectric structure and Method of manufacturing the semiconductor device | |
| JP3212930B2 (en) | Capacity and manufacturing method thereof | |
| JP4946287B2 (en) | Semiconductor device and manufacturing method thereof | |
| US7232764B1 (en) | Semiconductor device fabrication method | |
| WO2003049147A2 (en) | Integrated circuits including metal oxide and hydrogen barrier layers and their method of fabrication | |
| US7655531B2 (en) | Semiconductor device and method for fabricating the same | |
| JP5672832B2 (en) | Semiconductor device and manufacturing method thereof | |
| US8633036B2 (en) | Manufacturing method of ferroelectric capacitor | |
| CN100431155C (en) | Semiconductor device and method for fabricating the same | |
| US7803640B2 (en) | Semiconductor device and semiconductor product | |
| US7190015B2 (en) | Semiconductor device and method of manufacturing the same | |
| US8004030B2 (en) | Semiconductor device and method for manufacturing the same | |
| US7728370B2 (en) | Semiconductor device and manufacturing method of the same | |
| US20040185579A1 (en) | Method of manufacturing semiconductor device | |
| JP4924035B2 (en) | Manufacturing method of semiconductor device | |
| KR100607163B1 (en) | Ferroelectric Memory Device and Fabrication Method Thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081107 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20081107 Address after: Tokyo, Japan Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Kanagawa Patentee before: Fujitsu Ltd. |
|
| C56 | Change in the name or address of the patentee |
Owner name: FUJITSU SEMICONDUCTOR CO., LTD. Free format text: FORMER NAME: FUJITSU MICROELECTRON CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Japan's Kanagawa Prefecture Yokohama Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Japan's Kanagawa Prefecture Yokohama Patentee before: Fujitsu Microelectronics Ltd. |
|
| CP02 | Change in the address of a patent holder |
Address after: Japan's Kanagawa Prefecture Yokohama Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Tokyo, Japan Patentee before: Fujitsu Microelectronics Ltd. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20200730 Address after: Kanagawa Prefecture, Japan Patentee after: Fujitsu semiconductor storage solutions Co.,Ltd. Address before: Japan's Kanagawa Prefecture Yokohama Patentee before: FUJITSU MICROELECTRONICS Ltd. |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081105 Termination date: 20210225 |