CN100362551C - Adaptive brightness logical control waveform generating method for AC plasma display panel - Google Patents
Adaptive brightness logical control waveform generating method for AC plasma display panel Download PDFInfo
- Publication number
- CN100362551C CN100362551C CNB2006100416436A CN200610041643A CN100362551C CN 100362551 C CN100362551 C CN 100362551C CN B2006100416436 A CNB2006100416436 A CN B2006100416436A CN 200610041643 A CN200610041643 A CN 200610041643A CN 100362551 C CN100362551 C CN 100362551C
- Authority
- CN
- China
- Prior art keywords
- image
- module
- waveform
- brightness
- subfield
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The present invention discloses a self-adaptive brightness logic control waveform generation method for an alternating current plasma display, which dynamically regulates the subfield display mode of a next frame image according to the brightness levels of a plurality of previous frame images. Besides, logic control waveforms are generated by using the methods of looking up a meter and controlling time delay. Meanwhile, the present invention is added by a static image measuring function and can be conveniently used as an embedding type system to be directly applied to a control system of the alternating current plasma display. Thus, the present invention realizes the image display control functions of inhibiting the dynamic false contour phenomenon and strengthening image contrast, and the protection function for a display screen. The present invention is realized by using FPGA chips of medium low terminals and can realize a complex image self-adaptive brightness control function and a static image protection function by only needing a corresponding VHDL language program and a corresponding image data processing program. Besides, the present invention uses a section type parameterized waveform state storage structure to make control waveform design flexible and simple and effectively reduces development cost.
Description
Technical Field
The invention relates to logic control in a gas discharge technology, in particular to a method for generating a logic control waveform of an alternating current plasma display with static image detection and self-adaptive brightness control functions.
Background
An alternating current Plasma Display (AC Plasma Display Panel) realizes image Display by using gas discharge, and has great competitiveness in the field of large-screen flat Panel Display. At present, the AC PDP generally uses a multi-subfield technique to realize multi-gray scale display of an image, that is, a frame of an image is divided into a plurality of subfields to be displayed, different subfields have different weights, and subfields with different weights correspond to different luminance weights (corresponding to the number of times of a sustain discharge pulse in circuit implementation).
In a display device that implements multiple gray levels using the sub-field technique, image distortion called Dynamic False Contour (Dynamic False Contour) occurs. The reasons for the dynamic false contour are caused by the sub-field technology and the negative effect of the integration effect of human eyes.
Various methods have been proposed to reduce the effect of dynamic false contours on image display, including adaptive brightness control methods, division-by-weight sub-field methods, adjustment of sub-field display order methods, compensation pulse methods, error diffusion methods, etc. The different methods have their advantages and disadvantages. The self-adaptive brightness control method adjusts the number of sub-fields and the number of sub-field pulses according to the brightness level of the image, and has obvious advantages in reducing dynamic false contours and increasing image display contrast.
Based on the sub-field separation display technology, the basic principle of the self-adaptive brightness control is as follows: counting the brightness levels of a plurality of previous frame images, and grading the brightness levels; when the average brightness level of the statistical picture is lower, the number of sub-fields of the current frame is reduced, and the total number of luminous pulses can be increased; at this time, since the average luminance level is low, the dynamic false contour phenomenon is not obvious, and the contrast of the image can be enhanced by increasing the total number of the light-emitting pulses. On the contrary, when the average brightness level of the statistical picture is higher, the number of the sub-fields of the current frame is increased; the number of the sub-fields is increased, and because the time of the initial period, the addressing period and the erasing period in each sub-field is not changed, the total time of the maintaining period is inevitably reduced, the total maintaining pulse number is further reduced, and the image brightness level of the current frame is reduced. Meanwhile, the increase of the number of the sub-fields enables the weight of each sub-field under the same gray scale level to be uniformly distributed, so that the dynamic false contour phenomenon is effectively inhibited fundamentally.
In the field of AC PDP display devices, the adaptive brightness control method is mainly implemented by generating corresponding logic control waveforms. The traditional self-adaptive brightness control method divides the brightness level of the image into a plurality of grades, each grade corresponds to a sub-field mode, and the logic control waveform data of each sub-field mode is stored in a memory; the sub-field mode of the current frame image is determined by the statistical result of the brightness level of the previous frames of images, and then a corresponding waveform data memory is selected to obtain a corresponding logic control waveform. Thus, the multiple memories inevitably occupy a lot of logic resources, and it is also very complicated to design or modify the waveform.
Meanwhile, in the conventional adaptive brightness control method, the highest bit of the waveform data (binary number in this case) in the waveform data memory is set as a waveform state delay flag to determine whether the waveform data is a waveform state or a delay of the waveform state. Thus, some corresponding modules must be added to the waveform address generation module to determine and process the waveform data. This is also not advantageous for designing and modifying the logic control waveform.
In addition, in the traditional adaptive brightness control method, the waveform state data of the preparation period, the addressing period, the maintaining period and the erasing period in the sub-field are continuously stored, and no interval exists in the middle; in the design, if one or more logic control waveform state data are added or subtracted, the sequence numbers of all the following waveform state data need to be adjusted. This is very disadvantageous for fast design and adjustment of the logic control waveform.
In addition, the conventional adaptive brightness control method does not have a still image detection function, and if the displayed image is a still image which lasts for a long time, the phosphor at a higher brightness (for example, a white area) is rapidly aged or even damaged due to continuous lighting for a long time, which is very disadvantageous to the life of the AC PDP.
Disclosure of Invention
The invention aims to provide an AC PDP self-adaptive brightness logic control waveform generation method, namely, a sub-field display mode (comprising the number of sub-fields and the number of maintaining pulses) of the next frame of image is dynamically adjusted according to the brightness level of a plurality of previous frames of images, a logic control waveform is generated by looking up a table and controlling time delay, and a static image detection function is added, so that the AC PDP self-adaptive brightness logic control waveform generation method can be conveniently used as an embedded system to be directly applied to an AC PDP control system, and an image display control function for inhibiting a dynamic false contour phenomenon and enhancing the image contrast and a protection function for a display screen are realized.
In order to realize the purpose, the invention adopts the technical scheme that:
the invention relates to a method for generating AC PDP self-adaptive brightness logic control waveform, which introduces a static image detection module 100, an image brightness statistic module 200 and a drive control signal generation module 300;
the static image detection module 100 analyzes a plurality of frames of images, judges whether the displayed image is a static image, and sends the judgment result to the image brightness statistic module 200; the image brightness statistic module 200 first determines the result from the static image detection module 100, and if the result is a static image, the image brightness level code is gradually changed to a smaller value and sent to the driving control signal generation module 300; if the image is not a static image, counting the brightness level of each frame of image, calculating the brightness level code of the image, and sending the code to the driving control signal generation module 300; the driving control signal generating module 300 generates a corresponding control signal according to the luminance level coding of the image.
The static image detection module 100 performs statistics on image data of a plurality of sub-regions in a frame of image once per second, compares the coefficient with a predetermined value by calculating a correlation coefficient of statistical results of adjacent times, and indicates that the current image is not a static image if the coefficient is greater than the predetermined value, and indicates that the current image is a static image if the coefficient is less than the predetermined value.
The image brightness statistic module 200 first determines the detection result sent by the static image detection module 100, and if the current image is a static image, adds 1 to the current brightness level code to reduce the number of sustain pulses, thereby reducing the display brightness of the image, so as to protect the display screen when the static image is displayed; if the current image is not a static image, normal adaptive brightness control is performed, that is, several frames of image data are counted, the average brightness level is calculated, and a code corresponding to the brightness level is given, and the code is output to the driving control signal generation module 300.
The driving control signal generating module 300 determines the number of subfields according to the luminance level code sent from the image luminance counting module 200, and reads the sustain pulse number of the current subfield from the subfield sustain pulse number storage 330 according to the number of subfields and the sequence number of the current subfield; the logic control waveform address generating module 310 generates the searching addresses of the waveform state data memory 340 and the subfield waveform state delay memory 350 according to the logic sequence; the data read out from the waveform state data memory 340 is output data, that is, combination data of the respective control signals; the data read from the subfield waveform state delay memory 350 is sent to the waveform state delay expansion judging module 320, the waveform state delay expansion judging module 320 counts the data by subtraction, when the count value is zero, the flag of allowing address change is sent to the logic control waveform address generating module 310, and then the logic control waveform address generating module 310 determines the search addresses of the waveform state data memory 340 and the subfield waveform state delay memory 350 at the next moment; the logic control waveform state data of the preparation period, the address period, the sustain period and the erase period in one subfield are stored in a segmented manner, wherein the logic control waveform state data are stored in the waveform state data memory 340.
Storing the logic control waveform states of a preparation period, an addressing period, a maintaining period and an erasing period in a sub-field in a segmented mode respectively; and determining the number of sub-fields and the number of sub-field sustaining pulses of the current frame of image signal according to the brightness statistical characteristics of a plurality of frames of image signals, and generating corresponding logic control waveforms through a lookup table.
The method can be realized by adopting a middle-low end FPGA chip, and can be realized only by a corresponding VHDL language program and a corresponding image data processing program.
The invention uses very little logic resource to realize the more complex image self-adaptive brightness control function and static image protection function, and adopts a sectional and parameterized waveform state storage structure, so that the control waveform design is flexible and simple. The method has positive significance for shortening the development period of AC PDP control waveform design and effectively reducing development cost.
Drawings
FIG. 1 is a relational block diagram of constituent modules of the present invention;
FIG. 2 is a schematic diagram of a detection area of a still image detection module;
FIG. 3 is a block diagram of the internal structure of the image brightness statistic module;
FIG. 4 is a block diagram of a counting module in the image brightness statistic module;
fig. 5 is a block diagram of a structure of a driving control signal generating module;
FIG. 6 is a schematic diagram of a data storage structure in a sub-field waveform status data memory, wherein the abscissa represents time and the ordinate represents the address of the memory;
the present invention will be described in further detail with reference to the accompanying drawings.
Detailed Description
Referring to fig. 1 and 5, relationships between modules are illustrated. The static image detection module 100 analyzes a plurality of frames of images, judges whether the displayed image is a static image, and sends the judgment result to the image brightness statistic module 200; the image brightness statistic module 200 first determines the result from the static image detection module 100, and if the result is a static image, the image brightness level code is gradually changed to a smaller value and sent to the driving control signal generation module 300; if the image is not a static image, counting the brightness level of each frame of image, calculating the brightness level code of the image, and sending the code to the driving control signal generation module 300; the driving control signal generating module 300 generates a corresponding control signal according to the luminance level coding of the image.
As shown in fig. 2, M × N square sub-regions are extracted from one frame of image, and the image data in these sub-regions is used as a detection sample region of the still image detection module 100. The still image detection module 100 does this every t seconds (e.g., 1 second)And carrying out primary statistics on the image data of the M multiplied by N sub-regions respectively, storing the corresponding M multiplied by N statistical values in a group of registers, and setting two groups of registers to store the statistical results of two adjacent times. Suppose that the two adjacent statistics are { a } 1 ，a 2 ，…，a m And { b }and 1 ，b 2 ，…，b m (where M = M × N), its correlation coefficient is calculated for two statistics:
comparing the correlation coefficient with a preset value r, if y is more than r, indicating that the image is not static but is changed, and outputting a result '0'; if y < r, it means that the two frames of images are relatively still, i.e. the current image is a still image, then the result '1' is output.
The image brightness statistic module 200 reads the result sent by the still image detection module 100 every t seconds (e.g. 1 second), and if n '1's are read continuously, that means the current image is a still image, at this time, the brightness level code is gradually increased to a predetermined value (e.g. adding '1' every t seconds), and the display enters into the brightness protection mode; when the result sent from the static image detection module 100 is read as '0', indicating that the image is moving, the normal adaptive brightness control mode is entered, i.e. the brightness levels of a plurality of frames of images are counted, the brightness level code of the image is calculated, and the calculated brightness level code is sent to the logic control waveform address generation module 310 in the driving control signal generation module 300.
A logic control waveform address generating module 310, which is connected with the subfield waveform state data memory, sets the start address and end address mark signals of the preparation period, the addressing period, the maintaining period and the erasing period respectively, and generates the control signal waveform of each stage according to the marks. The logic control waveform address generating module B reads the data in the subfield sustain pulse number memory according to the image brightness level coding signal, thereby generating the periodic pulse of the sustain period. Meanwhile, the module determines whether to convert the waveform to the next waveform state according to the output of the waveform state delay expansion judging module.
A subfield sustain pulse number memory 330 for storing different sustain pulse numbers in various subfield modes corresponding to the encoding of the luminance level of the image.
A sub-field waveform state data memory 340 stores the various states of the logic control waveform, the output of which is also the output of the present system. The table is stored in different physical address fields according to the waveform states of four stages, namely a preparation period, an addressing period, a maintenance period and an erasing period, and a certain space is reserved among the fields for use when the waveform state is modified in the future.
A waveform state delay memory 350 for storing delay data of each different waveform state in one-to-one correspondence with data in the subfield waveform state data memory.
A waveform state delay spread judgment module 320, which generates a waveform state delay spread judgment signal according to the output of the waveform state delay memory.
Referring to fig. 3, the principle of the image brightness statistic module 200 is illustrated. The image processing device comprises an image counting module Counter, four 8-bit shift registers Dff and an adder. The counting module Counter counts all the sub-pixels in each frame of image signal according to bits (generally, the higher two bits can be counted), and performs weighted summation operation to output 8-bit counting results; the four shift registers Dff are cascaded and shifted at the falling edge of the field synchronizing signal; the ADDer addr performs arithmetic mean operation on the outputs of the four Dff to obtain a statistical result APL; the Control module Control detects the result Flag sent by the static image detection module, judges whether continuous '1' appears, if so, the image is a static image, and then gradually increases the current APL value to a preset value and outputs the preset value; if no consecutive '1's occur, the APL is output, i.e., the image brightness level coding APL _ out.
Referring to fig. 4, the principle of the image Counter module Counter is explained. In the figure, R7]、G[7..0]、 B[7..0]Representing the 8-bit binary numbers of the three primary colors red, green and blue, respectively, that make up the image, which numbers may represent the gray scale values of the three primary colors red, green and blue. While for an 8-bit binary number, the highest two bits can represent 75% of its gray value, so for R7]、G[7..0]、B[7..0]The high two bits are counted, so that the brightness level of the image can be basically represented, and the structure is simple. Assume that the resolution of the image is m * The luminance of the N, 1 frame image is divided into L luminance levels, and the counter CountH and the counter CountL are respectively an addition counter of N system and 2N system, where N = m * n/L; respectively to R < 7..0]、G[7..0]、 B[7..0]The carry terminal c is used as the counting input of the counter CountS in the following. When the counter CountH counts to N, its output carry terminal c changes from '0' to '1'; detecting a carry end c of CountH by the counter CountS at the rising edge of the clock, counting when c is detected to be '1', and not counting if not; due to different weights, countH is an N-ary counter, and CountL is a 2N-ary counter; the ADDer addr sums and outputs the counting results of the 6 counters CountS, and the luminance level of the statistical image is obtained.
Referring to fig. 5, the principle of the driving control signal generating module is explained. In the driving control signal generating module 300, the logic control waveform address generating module 310 determines the number of subfields according to the image brightness level code sent from the image brightness statistics module 200, and reads the sustain pulse number of the current subfield from the subfield sustain pulse number memory 330 according to the number of subfields and the sequence number of the current subfield; the logic control waveform address generating module 310 generates the search addresses of the waveform state data memory 340 and the sub-field waveform state delay memory 350 according to a certain logic sequence; the data read out from the waveform state data memory 340 is output data, that is, combination data of the respective control signals; the data read from the subfield waveform state delay memory 350 is sent to the waveform state delay extension judging module 320, the waveform state delay extension judging module 320 counts the data in a subtraction manner, when the count value is zero, the flag of the allowed address change is sent to the logic control waveform address generating module 310, and then the logic control waveform address generating module 310 determines the address to be searched of the waveform state data memory 340 and the subfield waveform state delay memory 350 at the next moment.
Referring to fig. 6, the principle of the logic control waveform address generation module is illustrated. First, the driving waveform of each subfield is divided into four periods, a setup period, an address period, a sustain period, and an erase period, respectively. The control waveform data for each period is stored in a continuous storage space in the waveform state data memory 340, and the addresses of the periods are neither overlapping nor adjacent, with a reserved storage space therebetween, so as to facilitate the addition or subtraction of the control waveform state in one of the waveform periods and the modification of the waveform data for the other waveform periods. The ordinate in fig. 6 is the value of an address counter in the logic control waveform address generation module, which starts counting from the setup period start address of each subfield, and one until the setup period end address; when the value of the address counter is equal to the end address of the preparation period, assigning the start address of the addressing period to the address counter, and then counting the address counter from the address until the end address of the addressing period; when the value of the address counter is equal to the address of the end of the addressing period, the address counter is given the address counter of the start address of the sustain period and counts the sub-field counter, and then the address counter continues counting from the address until the address of the start address of the periodic pulse. Since the intermediate sustain pulse has periodicity in the sustain period, it is sufficient that the control waveform data generating the periodic pulse is stored for only one period. The address counter starts address counting from the periodic pulse, and when the address is equal to the end address of the periodic pulse, the address counter counts the maintaining pulse counter; at this time, if the value of the sustain pulse counter is equal to the current subfield sustain pulse number read from the subfield sustain pulse number memory 330 at the beginning of a subfield, the address counter continues counting until the sustain period end address, otherwise, the address counter jumps to the periodic pulse start address to recount. When the value of the address counter is equal to the address of the end of the maintenance period, the address counter jumps to the address of the start of the erasing period to count until the address of the end of the erasing period. When the value of the address counter is equal to the end address of the erasing period, if the value of the sub-field counter is equal to the number of sub-fields of the field sent by the image brightness counting module 200, the address counter keeps the current value, otherwise, the address counter jumps back to the start address of the preparation period, and the generation of the control waveform of the next sub-field is continued.
The operation principle of the whole system will be explained below with the logic control waveform address generating module 310 (address generating module for short) as the core. The static image detection module 100 detects whether the current image is relatively static, and sends the detection result to the image brightness statistic module 200; the image brightness statistic module 200 counts the brightness levels of the previous several field images, and sends the brightness codes to the logic control waveform address generation module 310 for controlling the display mode of the current field, including the number of sub-fields and the number of sustain pulses; the address generating module starts to work at the rising edge of the field synchronizing signal, generates an initial address, namely a preparation period starting address, and receives the brightness code sent by the image brightness counting module 200; then sequentially generating control waveform addresses of a preparation period; jumping the address to the start address of the addressing period when the preparation period is finished, and then sequentially generating control waveform addresses of the addressing period; before the addressing period is finished, the address generation module reads the number of the sustaining pulses of the sub-field from the sub-field sustaining pulse number memory according to the statistical result of the image brightness statistical module 200, and the number is used as the initial counting value of the sustaining pulses in the sustaining period; when the addressing period is finished, the address generating module jumps the address to the starting address of the maintenance period; the maintaining period is characterized in that an irregular wide pulse is respectively arranged at the front and the back, and a plurality of pulses in the middle are periodic pulses, so that the waveform is divided into three sections for storage; also, after the sustain period ends, a control waveform address for the erase period is generated. The control waveform data is output from the subfield waveform state data memory, wherein the delay length of each waveform state is represented by a corresponding value in the waveform state delay memory. The waveform state delay expansion judging module counts the value in a subtraction mode, when the count is 0, the output delay ending judging signal ext _ end is 1, and the address generating module allows the generation of the next control waveform address only when the signal is 1. Thus, by the same control method, an ideal AC PDP logic control waveform having an adaptive brightness control function can be generated as long as the data in the memories 330, 340, 350 is adjusted.
Claims (6)
1. A method for generating adaptive brightness logic control waveform of AC plasma display is characterized in that a static image detection module, an image brightness statistic module and a drive control signal generation module are introduced into the method; comprises the following steps:
1) The static image detection module analyzes the plurality of frames of images, judges whether the display images are static images or not, and sends the judgment result to the image brightness statistic module;
2) The image brightness statistic module firstly judges the result given by the static image detection module, if the result is a static image, the image brightness level code is gradually changed to a smaller value and is sent to the drive control signal generation module; if the image is not a static image, counting the brightness level of each frame of image, calculating the brightness level code of the image, and sending the code to a driving control signal generation module;
3) A logic control waveform address generating module in the driving control signal generating module determines the number of subfields according to the brightness level code of the image, and reads the sustaining pulse number of the current subfield from a subfield sustaining pulse number memory according to the number of subfields and the sequence number of the current subfield; the logic control waveform address generating module generates the search addresses of the waveform state data memory and the subfield waveform state delay memory according to a logic sequence; the data read from the wave shape state data memory is output data, namely the combined data of all the control signals; the data read from the subfield waveform state delay memory is sent to a waveform state delay expansion judging module, the waveform state delay expansion judging module counts the data in a subtraction mode, when the count value is zero, the mark allowing the address change is sent to a logic control waveform address generating module, and then the logic control waveform address generating module determines the searching address of the waveform state data memory and the subfield waveform state delay memory at the next moment; and storing the logic control waveform state data of the preparation period, the addressing period, the maintaining period and the erasing period in one sub-field in a segmented mode, wherein the logic control waveform state data are stored in a waveform state data memory.
2. The method as claimed in claim 1, wherein the still image detection module performs statistics on the image data of several sub-regions in one frame of image every second, compares the correlation coefficient of the statistics results of adjacent times with a predetermined value, and indicates that the current image is not a still image if the correlation coefficient is greater than the predetermined value and indicates that the current image is a still image if the correlation coefficient is less than the predetermined value.
3. The method of claim 1, wherein: the image brightness statistic module is used for counting the lighting states of all the sub-pixels in the image signal and carrying out weighted summation operation, and the operation result takes the higher bits of the binary number as the corresponding image brightness level code.
4. The method of claim 1, wherein: the logic control waveform states of the preparation period, the addressing period, the maintaining period and the erasing period in one sub-field are respectively stored in a segmented mode, and the logic control waveform states comprise: and storing the waveform state data into a subfield waveform state data memory in a segmented mode, wherein the addresses of the segments are not overlapped and are not continuous.
5. The method of claim 1, wherein: the subfield sustain pulse number memory is used for storing different sustain pulse numbers in various subfield modes corresponding to image brightness level coding.
6. The method of claim 1, wherein: the method for calculating the brightness level code of the image by the image brightness statistical module comprises the following steps: a counting module (Counter) in the image brightness statistical module counts all sub-pixels in each frame of image signal according to bits, and performs weighted summation operation to output 8-bit counting results; four shift registers (Dff) are cascaded and shifted at the falling edge of the field synchronizing signal; the ADDer (ADDer) performs arithmetic mean operation on the outputs of the four shift registers (Dff) to obtain a statistical result of the image brightness statistical module, namely the image brightness level code.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100416436A CN100362551C (en) | 2006-01-11 | 2006-01-11 | Adaptive brightness logical control waveform generating method for AC plasma display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100416436A CN100362551C (en) | 2006-01-11 | 2006-01-11 | Adaptive brightness logical control waveform generating method for AC plasma display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1801284A CN1801284A (en) | 2006-07-12 |
| CN100362551C true CN100362551C (en) | 2008-01-16 |
Family
ID=36811248
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100416436A Expired - Fee Related CN100362551C (en) | 2006-01-11 | 2006-01-11 | Adaptive brightness logical control waveform generating method for AC plasma display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100362551C (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101009074B (en) * | 2006-12-13 | 2011-05-11 | 康佳集团股份有限公司 | A LED scanning board with the self-testing function and its testing method |
| CN101859522B (en) * | 2009-04-10 | 2014-01-01 | 群创光电股份有限公司 | Source driver and electronic system |
| CN101950529B (en) * | 2010-09-30 | 2012-08-22 | 四川虹欧显示器件有限公司 | Method and system for producing plasma display panel control waveform |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1375814A (en) * | 2001-03-15 | 2002-10-23 | 三星电子株式会社 | Liquid-crystal display with self-adaptive brightness intensifying device function and its driving method |
| CN1619612A (en) * | 2004-11-03 | 2005-05-25 | 东南大学 | Power consumption automatic regulating device of plasma display screen and its method |
-
2006
- 2006-01-11 CN CNB2006100416436A patent/CN100362551C/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1375814A (en) * | 2001-03-15 | 2002-10-23 | 三星电子株式会社 | Liquid-crystal display with self-adaptive brightness intensifying device function and its driving method |
| CN1619612A (en) * | 2004-11-03 | 2005-05-25 | 东南大学 | Power consumption automatic regulating device of plasma display screen and its method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1801284A (en) | 2006-07-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100660579B1 (en) | Plasma display apparatus | |
| US6636187B2 (en) | Display and method of driving the display capable of reducing current and power consumption without deteriorating quality of displayed images | |
| US6552736B2 (en) | Display panel driving method | |
| US6906726B2 (en) | Display device | |
| JPH10153982A (en) | Gradation display method and gradation display device | |
| JPH07175439A (en) | Driving method for display device | |
| TW518538B (en) | Display and image displaying method | |
| JP2001337648A (en) | Method for driving plasma display panel | |
| JP3961171B2 (en) | Multi-tone processing circuit for display device | |
| JPH07140922A (en) | Driving method of display device | |
| CN100362551C (en) | Adaptive brightness logical control waveform generating method for AC plasma display panel | |
| JP2001056665A (en) | Method for driving plasma display panel | |
| JP4703892B2 (en) | Driving method of display panel | |
| US7474279B2 (en) | Method and apparatus of driving a plasma display panel | |
| WO2009074054A1 (en) | A method and apparatus for reducing image dynamic false contour in ac plasma display | |
| KR20020090390A (en) | Method and Apparatus For Eliminating Flicker | |
| US7339555B2 (en) | Method and apparatus for displaying an image on a plasma display panel | |
| US7847757B2 (en) | Display device | |
| JP2001222250A (en) | Driving method of display panel | |
| KR20080051049A (en) | Multi-tone display method and apparatus | |
| CN1750091A (en) | Adaptive brightness logic method of controlling wave form generation of color plasma display screen | |
| JP4541025B2 (en) | Driving method of display panel | |
| KR100825352B1 (en) | Image display apparatus and method for driving the same | |
| US20070296667A1 (en) | Driving device and driving method of plasma display panel | |
| US7109950B2 (en) | Display apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: SICHUAN SHIJI SHUANGHONG DISPLAY DEVICES CO., LTD Free format text: FORMER OWNER: IRICO GROUP ELECTRONICS CO., LTD. Effective date: 20070720 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20070720 Address after: 621000, No. 35 Mian Xing Dong Road, hi tech Zone, Sichuan, Mianyang Applicant after: Sichuan Sterope Orion Display Co., Ltd. Address before: 712021 No. 1 Rainbow Road, Shaanxi, Xianyang Applicant before: IRICO Group Electronics Co., Ltd. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080116 Termination date: 20140111 |