CN100357750C - Device for detecting linear array charge coupling device functionality - Google Patents

Device for detecting linear array charge coupling device functionality Download PDF

Info

Publication number
CN100357750C
CN100357750C CNB2004100111443A CN200410011144A CN100357750C CN 100357750 C CN100357750 C CN 100357750C CN B2004100111443 A CNB2004100111443 A CN B2004100111443A CN 200410011144 A CN200410011144 A CN 200410011144A CN 100357750 C CN100357750 C CN 100357750C
Authority
CN
China
Prior art keywords
signal
links
circuit
charge
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2004100111443A
Other languages
Chinese (zh)
Other versions
CN1749768A (en
Inventor
王春霞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changchun Institute of Optics Fine Mechanics and Physics of CAS
Original Assignee
Changchun Institute of Optics Fine Mechanics and Physics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Changchun Institute of Optics Fine Mechanics and Physics of CAS filed Critical Changchun Institute of Optics Fine Mechanics and Physics of CAS
Priority to CNB2004100111443A priority Critical patent/CN100357750C/en
Publication of CN1749768A publication Critical patent/CN1749768A/en
Application granted granted Critical
Publication of CN100357750C publication Critical patent/CN100357750C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)

Abstract

The present invention relates to a device for detecting linear array charge coupling device functionality, which belongs to the field of electronic component detection. The present invention comprises a power supply, a sequence signal generator, a connecting socket, a drive circuit, a test socket, an emitter follower and an oscilloscope, wherein the signal output end of the sequence signal generator is connected with the signal input end of the drive circuit through the connecting socket, the signal output end of the drive circuit is connected with the test socket which is connected with the signal input end of the emitter follower, and the output end of the emitter follower is connected with the oscilloscope. The present invention can be used for inspecting a work output signal of a linear array charge coupled device through the oscilloscope, and has the advantages of simplicity, convenience and direct viewing. Different sequence signal software is compiled, and the linear array charge coupled devices of different model numbers can be tested.

Description

The functional pick-up unit of linear charge-coupled array
Technical field
The invention belongs to electronic devices and components detection technique field, relate to a kind of semiconductor device testing apparatus, specifically a kind of functional pick-up unit of linear charge-coupled array.
Background technology
Linear charge-coupled array is the novel solid device of at first being developed by U.S.'s Bell Laboratory in 1970, it has unique working mechanism, the silicon technology of uses advanced obtains multiple compound function, is a kind of multifunction device, can be used for shooting, signal Processing and storage.Have application widely in fields such as industry, military affairs and scientific researches, particularly more present outstanding advantages such as high resolving power, high accuracy, high reliability at aspects such as measurement of bearing, remote sensing remote measurement, image guidance and pattern recognitions.Advantage such as this solid state device has that volume is little, in light weight, highly sensitive, life-span length, low-power consumption, dynamic range are big.Because this device belongs to key component in applied equipment, belong to valuable on price,, also there is not special checkout equipment at present so before installation, must implement functional detection.
Summary of the invention
The outstanding feature of linear charge-coupled array be with electric charge as signal, its basic function is the transfer of electric charge, the subject matter of its course of work is the generation of electric charge, storage, transmission and detection.Want linear charge-coupled array is carried out functional detection, the device of peripheral circuit, working signal output circuit and the observation output services signal of its work of support just must be arranged.
The present invention has designed circuit, working signal output circuit that can effectively drive charge-coupled image sensor work and the circuit that can monitor according to the work characteristics of linear charge-coupled array, and purpose provides the functional pick-up unit of a kind of linear charge-coupled array.
1. the present invention includes light source, slit (not shown in figure 1), power supply 1, pulse signal generator 2, gang socket 3, driving circuit 4, test jack 5, emitter follower 6 and oscillograph 7.Light source, slit and linear charge-coupled array are placed with the optical axis order, and slit is identical with the length direction of linear charge-coupled array; Power supply 1 output terminal links to each other with pulse signal generator 2, gang socket 3, driving circuit 4, test jack 5 and emitter follower 6 power inputs, pulse signal generator 2 signal output parts link to each other with driving circuit 4 signal input parts by gang socket 3, driving circuit 4 signal output parts link to each other with test jack 5, test jack 5 links to each other with emitter follower 6 signal input parts, and emitter follower 6 signal output parts link to each other with oscillograph 7 signal input parts.Described pulse signal generator 2 comprises oscillator 8, switch element 9, counter unit 10, can wipe device 11, latch 12 and driver element 13.Can wipe and include the generation clock signal program of working out for detection line array charge-coupled device function in the device 11.
Generating the clock signal program comprises the following steps:
Beginning;
Carry out the initialization setting to wiping device hardware resource state;
The clock signal initial value is set;
Wipe device space and clock signal cycle index numerical value carries out the initialization setting to clock signal is shared;
Clock signal loop body value is set;
Increase once circulation, cycle index numerical value adds one, and the shared device space number of wiping of clock signal adds one;
Judge clock signal takes up space to count whether equal institute's detection line array charge-coupled device picture dot number,
If less than institute's detection line array charge-coupled device picture dot number, then enter circulation next time, if equal
Institute's detection line array charge-coupled device picture dot number, then EOP (end of program).
Described driving circuit 4 comprises receiving circuit 14, match circuit 15 and change-over circuit 16.
The output terminal of power supply 1 respectively with switch element 9, can wipe device 11, gang socket 3, receiving circuit 14, change-over circuit 16, test jack 5 and emitter follower 6 power inputs and link to each other.Oscillator 8 pulse signal output ends link to each other with pulse signal input terminal, latch 12 signal input end of counter unit 10; The address wire of switch element 9 links to each other with the address wire input end of counter unit 10; The address wire output terminal of counter unit 10 links to each other with the address wire input end that can wipe device 11; The pulse signal output end that can wipe device 11 links to each other with the pulse signal input terminal of latch 12, the pulse signal output end of latch 12 links to each other with the signal input part of driver element 13, and the signal output part of driver element 13 links to each other by the signal input part of gang socket 3 with receiving circuit 14; The signal output part of receiving circuit 14 links to each other with the signal input part of match circuit 15, the signal output part of match circuit 15 links to each other with the signal input part of change-over circuit 16, the signal output part of change-over circuit 16 links to each other with test jack 5, test jack 5 links to each other with the signal input part of emitter follower 6, the signal output part of emitter follower 6 links to each other with the signal input part of oscillograph 7.
The course of work of the present invention: pick-up unit adopts light beam to go into method, allows the light direct irradiation on the receiving plane of linear charge-coupled array.During detection, need do a very little slit, when the receiving plane of linear charge-coupled array fully then by rayed, linear charge-coupled array is operated in state of saturation, when the receiving plane of linear charge-coupled array only some rayed by slit then, linear charge-coupled array is operated in undersaturated state.
When linear charge-coupled array is carried out functional detection, the device wiped 11 that will include the generation clock signal program of working out for detection line array charge-coupled device function is packed into and can be wiped on the device socket, linear charge-coupled array is put in the test jack 5, after confirming that device is in the right direction, opening power 1, connect switch element 9, oscillator 8 produces linear charge-coupled array work schedule signal criterion, one road signal is delivered to latch 12, control lock storage 12 latch functions, another road signal is delivered to counter unit 10 signal input parts, the appropriate address that provides by counter unit 10, the input of clock signal benchmark can be wiped device 11, can wipe device 11 output strictnesses and satisfy the requirement of phase bit timing, the strict synchronism relation is arranged mutually, the clock signal of the linear charge-coupled array work of energy infinite loop comprises light integrated pulse signal, electric charge transfering clock pulse signal, reseting pulse signal, sampling keeps clock signals such as pulse signal.Clock signal has improved clock signal transmission driving force through driver element 13.
Receiving circuit 14 receives the clock signal that driver element 13 is exported by gang socket 3, and it is transferred to match circuit 15 input ends, and clock signal has further improved driving force through receiving circuit 14, has reduced interference.Clock signal reduces noise through match circuit 15, output Transistor-Transistor Logic level clock signal.The Transistor-Transistor Logic level clock signal is converted to the 12V work schedule signal of effectively drive wire array charge-coupled device work by change-over circuit 16.Linear charge-coupled array work simulation signal is by emitter follower 6 output, can monitor the output signal of linear charge-coupled array work from the oscillograph 7.
When the receiving plane of linear charge-coupled array fully then by rayed, linear charge-coupled array is operated in state of saturation, the output signal figure that monitors on the oscillograph is a horizontal line; When the receiving plane of linear charge-coupled array only some by the rayed by slit then, linear charge-coupled array is operated in undersaturated state, the output signal figure is normal distribution figure preferably; When the receiving plane of linear charge-coupled array does not have rayed, there is not output signal, oscillograph can only be monitored out electric charge transfering clock pulse signal.
The present invention uses simply, convenience, can directly observe linear charge-coupled array work output signal by oscillograph.Work out different clock signal software, can test the linear charge-coupled array of different model.
Description of drawings
Accompanying drawing 1 is structural drawing of the present invention, also is the specification digest accompanying drawing.1 is power supply among the figure, 2 pulse signal generators, 3 gang sockets, 4 driving circuits, 5 test jacks, 6 emitter followers, 7 oscillographs, 8 oscillators, 9 switch elements, 10 counter units, 11 can wipe device, 12 latchs, 13 driver elements, 14 receiving circuits, 15 match circuits, 16 change-over circuits.
Accompanying drawing 2 is the embodiment of the invention 1 driving circuit 4 structural drawing.14 is receiving circuit among the figure, 15 match circuits, 16 change-over circuits, 17,18 line receivers, 19,20,21,22 match circuit unit, 23,24,25,26 converters.
Accompanying drawing 3 is the structural drawing of the embodiment of the invention 2 driving circuits 4, and 14 is receiving circuit among the figure, 15 match circuits, 16 change-over circuits, 27,28 line receivers, 29,30,31 match circuit unit, 32,33,34 converters.
Accompanying drawing 4 is pulse signal generator 2 of the present invention and gang socket 3 circuit diagrams.
Accompanying drawing 5 is power supply 1, driving circuit 4, test jack 5 and emitter follower 6 circuit diagrams of the embodiment of the invention 1.
Accompanying drawing 6 is power supply 1, driving circuit 4, test jack 5 and emitter follower 6 circuit diagrams of the embodiment of the invention 2.
Accompanying drawing 7 is that the embodiment of the invention 1 generates the clock signal program flow diagram.
Accompanying drawing 8 is that the embodiment of the invention 2 generates the clock signal program flow diagram.
Embodiment
The device wiped 11 in the pulse signal generator 2 is plugged on can be wiped on the device socket, and can wipe device 11 employing models among the embodiment 1 is 27128; Can wipe device 11 employing models among the embodiment 2 is 27256.Comprise 4 switches in the switch element 9.Counter unit 10 comprises 4 counters, and adopting model all is 74HC161.It is 74HC373 that latch 12 adopts model.Driver element 13 comprises two line drivers, and adopting model all is 26LS31.
Embodiment 1 is the functional pick-up unit of linear charge-coupled array of TCD106C for model.
Driving circuit 4 comprises receiving circuit 14, match circuit 15 and change-over circuit 16.Described receiving circuit 14 comprises line receiver 17,18, and described match circuit 15 comprises match circuit unit 19,20,21,22, and described change-over circuit 16 comprises converter 23,24,25,26.The light integrated pulse signal SH output terminal of line receiver 17, electric charge transfering clock pulse signal Φ 2E output terminal link to each other with match circuit unit 19 input ends; The electric charge transfering clock pulse signal Φ 2O output terminal of the output signal reseting pulse signal RS output terminal of line receiver 18, electric charge transfering clock pulse signal Φ 1E output terminal and line receiver 17 links to each other with the input end of match circuit unit 20; The electric charge transfering clock pulse signal Φ 1O output terminal of line receiver 18 links to each other with match circuit unit 21 input ends; The electric charge transfering clock pulse signal Φ 1B output terminal of the electric charge transfering clock pulse signal Φ 2B output terminal of line receiver 18 and line receiver 17 links to each other with the input end of match circuit unit 22.The signal output part of match circuit unit 19,20,21,22 links to each other with the signal input part of converter 23,24,25,26 respectively.It is 26LS32 that line receiver 17,18 adopts model, and it is DS0026 that converter 23,24,25,26 adopts model.It is 3KD4B that triode in the emitter follower 6 adopts model.
Generating the clock signal program step is:
Beginning;
Carry out the initialization setting to wiping device hardware resource state;
The clock signal initial value is set;
Wipe the device space number and clock signal cycle index numerical value carries out the initialization setting to clock signal is shared;
Clock signal loop body value is set;
Increase once circulation, cycle index numerical value adds one;
Judge clock signal takes up space to count whether equal the linear charge-coupled array picture dot number that model is TCD106C, if less than its picture dot number, then enter circulation next time, if equal its picture dot number, then EOP (end of program).
Embodiment 2 is the functional pick-up unit of linear charge-coupled array of TCD102C, TCD102D for model.
Driving circuit 4 comprises receiving circuit 14, match circuit 15 and change-over circuit 16.Described receiving circuit 14 comprises line receiver 27,28, and described match circuit 15 comprises match circuit unit 29,30,31, and described change-over circuit 16 comprises converter 32,33,34.The output signal light integrated pulse signal SH output terminal of line receiver 27, electric charge transfering clock pulse signal Φ 2 output terminals link to each other with match circuit unit 29 signal input parts; Output signal electric charge transfering clock pulse signal Φ 1 output terminal of line receiver 28 links to each other with the signal input part of match circuit unit 30; The output signal reseting pulse signal RS output terminal of line receiver 28, sampling keep pulse signal SP output terminal to link to each other with the signal input part of match circuit unit 31.The signal output part of match circuit unit 29,30,31 links to each other with the signal input part of converter 32,33,34 respectively.It is 26LS32 that line receiver 27,28 adopts model, and it is DS0026 that converter 32,33,34 adopts model.It is 3CK2E that triode in the emitter follower 6 adopts model.
Generating the clock signal program comprises the following steps:
Beginning;
Carry out the initialization setting to wiping device hardware resource state;
The clock signal initial value is set;
Wipe the device space number and clock signal cycle index numerical value carries out the initialization setting to clock signal is shared;
Clock signal loop body value is set;
Increase once circulation, cycle index numerical value adds one;
Judge clock signal takes up space to count whether equal the linear charge-coupled array picture dot number that model is TCD102C or TCD102D, if less than its picture dot number, then enter circulation next time, if equal its picture dot number, then EOP (end of program).

Claims (4)

1. the functional pick-up unit of linear charge-coupled array is characterized in that comprising light source, slit, power supply (1), pulse signal generator (2), gang socket (3), driving circuit (4), test jack (5), emitter follower (6) and oscillograph (7); Light source, slit and linear charge-coupled array are placed with the optical axis order, and slit is identical with the length direction of linear charge-coupled array; Power supply (1) output terminal links to each other with pulse signal generator (2), gang socket (3), driving circuit (4), test jack (5) and emitter follower (6) power input; Pulse signal generator (2) signal output part links to each other with driving circuit (4) signal input part by gang socket (3), driving circuit (4) signal output part links to each other with test jack (5), test jack (5) links to each other with emitter follower (6) signal input part, and emitter follower (6) signal output part links to each other with oscillograph (7) signal input part.
2. according to the functional pick-up unit of the described linear charge-coupled array of claim 1, it is characterized in that pulse signal generator (2) comprises oscillator (8), switch element (9), counter unit (10) can be wiped device (11), latch (12) and driver element (13); Oscillator (8) signal output part links to each other with the pulse signal input terminal of counter unit (10) with latch (12); Switch element (9) links to each other with the address wire input end of counter unit (10); The address wire output terminal of counter unit (10) links to each other with the address wire input end that can wipe device (11); The signal output part that can wipe device (11) links to each other with the signal output part of driver element (13).
3. according to the functional pick-up unit of the described linear charge-coupled array of claim 2, it is characterized in that the generation clock signal program that can wipe device (11) comprises the following steps:
Beginning;
Carry out the initialization setting to wiping device hardware resource state;
The clock signal initial value is set;
Wipe the device space number and clock signal cycle index numerical value carries out the initialization setting to clock signal is shared;
Clock signal loop body value is set;
Increase once circulation, cycle index numerical value adds one;
Judge clock signal takes up space to count whether equal institute's detection line array charge-coupled device picture dot number,
If less than institute's detection line array charge-coupled device picture dot number, then enter circulation next time, if equal institute's detection line array charge-coupled device picture dot number, then EOP (end of program).
4. according to the functional pick-up unit of the described linear charge-coupled array of claim 1, it is characterized in that driving circuit (4) comprises receiving circuit (14), match circuit (15) and change-over circuit (16); The signal output part of receiving circuit (14) links to each other with the signal input part of match circuit (15), and the signal output part of match circuit (15) links to each other with the signal input part of change-over circuit (16).
CNB2004100111443A 2004-09-30 2004-09-30 Device for detecting linear array charge coupling device functionality Expired - Fee Related CN100357750C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2004100111443A CN100357750C (en) 2004-09-30 2004-09-30 Device for detecting linear array charge coupling device functionality

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2004100111443A CN100357750C (en) 2004-09-30 2004-09-30 Device for detecting linear array charge coupling device functionality

Publications (2)

Publication Number Publication Date
CN1749768A CN1749768A (en) 2006-03-22
CN100357750C true CN100357750C (en) 2007-12-26

Family

ID=36605325

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100111443A Expired - Fee Related CN100357750C (en) 2004-09-30 2004-09-30 Device for detecting linear array charge coupling device functionality

Country Status (1)

Country Link
CN (1) CN100357750C (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103837781B (en) * 2014-03-24 2016-03-23 中国电子科技集团公司第四十四研究所 CCD proving installation
CN105301471A (en) * 2015-11-30 2016-02-03 苏州佳像视讯科技有限公司 CCD testing device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2164086Y (en) * 1993-06-21 1994-05-04 文建国 Light intensity distribution graphic measuring instrument
JPH09113574A (en) * 1995-10-13 1997-05-02 Sony Corp Measuring method for semiconductor element
JPH11101845A (en) * 1997-09-25 1999-04-13 Advantest Corp Timing calibration jig for ccd tester
JP2001054018A (en) * 1999-08-05 2001-02-23 Sony Corp Driving method for solid-state image pickup element
CN1358992A (en) * 2001-11-02 2002-07-17 中国科学院长春光学精密机械与物理研究所 Optical pathway extendible CD device photoelectric parameter tester

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2164086Y (en) * 1993-06-21 1994-05-04 文建国 Light intensity distribution graphic measuring instrument
JPH09113574A (en) * 1995-10-13 1997-05-02 Sony Corp Measuring method for semiconductor element
JPH11101845A (en) * 1997-09-25 1999-04-13 Advantest Corp Timing calibration jig for ccd tester
JP2001054018A (en) * 1999-08-05 2001-02-23 Sony Corp Driving method for solid-state image pickup element
CN1358992A (en) * 2001-11-02 2002-07-17 中国科学院长春光学精密机械与物理研究所 Optical pathway extendible CD device photoelectric parameter tester

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
CCD时序信号发生器的设计 魏仲慧.光学 精密工程，第4卷第2期 1994 *
弱光同步探测中的CCD数据采集电路设计 凌东瑞，李家泽.光学技术，第26卷第6期 2000 *
高灵敏线阵CCD控制逻辑及驱动电路的设计 曹晓伟，周朝晖.光电子技术与信息，第5期 1994 *

Also Published As

Publication number Publication date
CN1749768A (en) 2006-03-22

Similar Documents

Publication Publication Date Title
US20050258856A1 (en) High-speed interface circuit test module, module under high-speed interface circuit test, and high-speed interface circuit test method
KR100295548B1 (en) Integrated circuit device tester
US7882465B2 (en) FPGA and method and system for configuring and debugging a FPGA
US7032151B2 (en) Systems and methods for testing integrated circuits
CN101071155A (en) Device and method for realizing border-scanning multi-link test
EP1762856A1 (en) Fault Diagnosis Apparatus and Method for System-on-Chip (SOC)
EP0342784B1 (en) Program controlled in-circuit test of analog to digital converters
CN107045100B (en) On-chip test pattern generation
WO2006096327A2 (en) Boundary scan testing system
CN109547101B (en) Testing system of optical module
CN1849520A (en) Method and apparatus for performing testing of interconnections
Sukhanya et al. Functional verification environment for I2C master controller using system verilog
CN100357750C (en) Device for detecting linear array charge coupling device functionality
CN113934583A (en) Code pattern switching device and interface test system
US5691926A (en) Integrated test tools for portable computer
CN114646861A (en) Capturing mode for single fixed fault model in multi-clock-domain integrated circuit
CN114325304A (en) Universal detection device and detection method for airborne radio frequency circuit board
US7148676B2 (en) Ancillary equipment for testing semiconductor integrated circuit
US20080284454A1 (en) Test interface with a mixed signal processing device
CN116665760A (en) Memory test system and test method
CN109765480A (en) A kind of test device and test equipment
CN102628923B (en) Test device of analog circuit
CN201251781Y (en) Signal measuring device
US20030149913A1 (en) Method and apparatus for efficient burn-in of electronic circuits
US20150039955A1 (en) Systems and methods for Analog, Digital, Boundary Scan, and SPI Automatic Test Equipment

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee