CN100345999C - Process for chemical vapor phase depositing titaniam nitride containing silicon using titanium containing organic metal material - Google Patents

Process for chemical vapor phase depositing titaniam nitride containing silicon using titanium containing organic metal material Download PDF

Info

Publication number
CN100345999C
CN100345999C CNB031147070A CN03114707A CN100345999C CN 100345999 C CN100345999 C CN 100345999C CN B031147070 A CNB031147070 A CN B031147070A CN 03114707 A CN03114707 A CN 03114707A CN 100345999 C CN100345999 C CN 100345999C
Authority
CN
China
Prior art keywords
tisin
metal
technology
deposition
low
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB031147070A
Other languages
Chinese (zh)
Other versions
CN1425797A (en
Inventor
徐小诚
缪炳有
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai IC R&D Center Co Ltd
Shanghai Huahong Group Co Ltd
Original Assignee
Shanghai Huahong Group Co Ltd
Shanghai Integrated Circuit Research and Development Center Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Group Co Ltd, Shanghai Integrated Circuit Research and Development Center Co Ltd filed Critical Shanghai Huahong Group Co Ltd
Priority to CNB031147070A priority Critical patent/CN100345999C/en
Publication of CN1425797A publication Critical patent/CN1425797A/en
Application granted granted Critical
Publication of CN100345999C publication Critical patent/CN100345999C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Abstract

The present invention relates to a CVD technology for depositing TiSiN films for integrated circuit manufacture. In the technology, the chemical vapor phase deposition method is adopted, He2 is used for carrying a TDMA chemical substance containing Ti and a trimethyl silane substance containing Si or a SiCH4 chemical substance, a TiSiN film is deposited through thermal decomposition, and H2-N2 radio frequency plasma processing is carried out in situ. The TiSiN deposited in the method has the advantages of favorable step coverage and uniform resistance and film thickness. The TiSiN is a Cu diffusion blocking layer with stable physical and chemical performance; moreover, the TiSiN is rich in N, which can prevent F ions in low dielectric materials (Low-kappa) from diffusing. The TiSiN has another characteristic of good adhesiveness with Cu metal films and porous low dielectric constant (Low-kappa) media, which is favorable to increasing the electromigration resistance level of Cu interconnection metal, and is suitable for the multilayer Al metal wiring technology and the Cu metal Damascus interconnection technology.

Description

Adopt the technology of the siliceous titanium nitride of chemical vapor deposition of titaniferous organo metallic material
Technical field
The invention belongs to the semiconductor integrated circuit manufacturing process technology field, be specifically related to a kind of employing titaniferous organo metallic material TDMA and add 3 methyl-monosilanes (3MS) or add a small amount of silane (SiCH 4), chemical vapor deposition contains the technology of titanium silicon nitride TiSiN diffusion impervious layer.
Background technology
Along with constantly dwindling of integrated circuit (IC) design rule, the characteristic dimension live width has narrowed down to 0.10 micron, and keeps the continuous trend that reduces downwards.On the other hand, device density constantly increases in the unicircuit, and the metal line number of plies is more and more, and the wiring number of plies of logical circuit has reached the 7-8 layer.Because the resistance of metal interconnection line itself and the increase of stray capacitance thereof, the interconnected delay of consequent RC has surmounted the grid delay of transistor itself greatly, becomes the restraining factors of unicircuit speed.
Present stage unicircuit interconnected mainly be to adopt the Al metal line, metal line itself exists series resistance and stray capacitance in the process of transmission of electric signals.Along with the raising of integrated level, interconnection line length further extends, thereby causes the rapid rising of interconnection line resistance.On the other hand, the width of metal line constantly dwindles, and makes that the electric capacity between the interconnection line increases day by day, causes the further increasing of the interconnected delay of RC.Therefore, reduce the RC interconnect delay and become the focus that people pay close attention to.
On the one hand, people attempt adopting dielectric materials to replace traditional insulating material, to reduce between interconnecting metal and line capacitance.On the other hand, actively seek the metal of deelectric transferred ability, replace having used the Al metal of decades with littler resistivity and Geng Gao.Since the Cu metal have the resistivity littler than Al (resistivity of Cu is 1.68 micro-ohms. centimetre, and the resistivity of Al metal is 2.6 micro-ohms. centimetre), (fusing point of Cu metal is 1083 ℃ to higher fusing point, Al then is 660 ℃), lower thermal expansivity (thermal expansivity of Cu is 16.5ppm/C, and the coefficient of expansion of Al is 23.6ppm/C).Thereby the conductivity of Cu and deelectric transferred performance all are superior to the Al metal greatly.Since IBM in 1998 takes the lead in introducing Cu Damascus processing technology in semiconductor production line, replace the Al multi-layer metal wiring with Cu, thereby reduce the performance impact of interconnection resistance greatly to unicircuit, reliability level is significantly improved, make Cu become the very potential novel interconnected metallic substance of following deep-submicron device.
For traditional Al technology, the Cu interconnection technique is a kind of brand-new technology, and great changes have taken place for processing units and material.Continuing to optimize of Cu Damascus technique, the continuous progress of particularly etching suspension layer (Etch-Stop), medium with low dielectric constant deposit, through hole and Wire connection slot photoetching and etching, Cu barrier layer deposition, Cu seed crystal and plating, Cu chemically machinery polished and back cleaning makes Cu technology can adapt to the processing request of super large-scale integration to minimum characteristic dimension and very big depth-width ratio figure.
But, Cu is a heavy metal species, under the situation of high temperature and added electric field, can be in semi-conductor silicon chip and silica dioxide medium rapid diffusion, so cause the problem of device reliability aspect., between Cu and dielectric, must add the barrier material that prevents the Cu diffusion, for example TaN, TiSiN, Ta etc.The purpose on blocking layer mainly contains two, and the firstth, the diffusion of resistance Cu metal in medium, the secondth, the adhesivity of raising Cu and medium.Ta is a kind of very attractive Cu blocking layer, mainly is that Ta has high melt point (2996 ℃), do not melt mutually with Cu, and resistivity is low, and is good with the adhesion property of Cu.TaN then is a kind of Cu and the effective blocking layer of F ionic, just is used widely in the interconnected technology of Cu at present.
Usually, the requirement on Cu blocking layer is comprised following several respects: 1. barrier layer deposition will have good step coverage, particularly for depth-width ratio (A/R) greater than 6 double-deck damascene structure, it is the comparison difficulty that the step of sidewall and bottom covers; 2. the body resistance barrier material of barrier material itself must be very low, to reduce contact resistance and Cu wiring series resistance; 3. good with the insulating medium layer adhesivity, not easily separated and come off; Be the good barrier of Cu, in dielectric, spread, cause between the interconnection line and leak electricity to prevent Cu; 4. road complete processing pyritous tests after standing Cu, and Cu Damascus work flow temperature is at 300 ℃ to 420 ℃ usually; 5. good with the dielectric materials compatibility, do not influence the chemical property of dielectric materials; 6. physical property satisfies follow-up CMP (Chemical Mechanical Polishing) process requirement.
Typical C u damascene metallization processes comprises: physical vapor deposition blocking layer, Cu inculating crystal layer, carry out the chemically machinery polished of chemical plating processing, rapid thermal annealing and the Cu of Cu then.
Physical vapour deposition (PVD) is generally adopted on the blocking layer, for 0.13 micron and following deep submicron process, the depth-width ratio of through hole and Wire connection slot often>6, be in such figure deposit thin and successive blocking layer, the PVD deposition technology has been proposed harsh more requirement.And because the influence of shade influence, the limitation of physical deposition is in the homogeneity of deposit, particularly the sidewall step coverage in hachure and dark through hole is very low, even adopt ion physical deposition (IPVD) method, under the situation of substrate biasing electric field, the fraction of coverage of sidewall and bottom is still very low.When causing follow-up Cu to electroplate, the cavity can occur, influence the yield rate and the reliability of unicircuit at through hole even at the sidewall of Wire connection slot.
On the other hand, 0.13 micron and following technology, inter-metal medium adopts low-k (Low-κ) material more, the surface irregularity of porous low dielectric constant (Low-κ) material, the chemical property instability, and physical deposition method and porous low dielectric constant (Low-κ) material compatibility is bad, to technological phase below 0.10 micron, Cu is as conductor material, low-k (Low-κ) must be considered to come the blocking layer of deposit with chemical vapor deposition (CVD) method of conformal superior performance as the dielectric of metal interlevel.
As the Cu barrier material, need to consider its diffusion barrier capability to Cu.In this respect, TiSiN and Cu and and porous low-k dielectric (Low-κ) material good adhesivity is arranged.Preventing that aspect the metal ion diffusion, TiSiN is the good barrier material of Cu, and, be rich in N among the TiSiN, can prevent F ionic diffusion in the dielectric materials (Low-κ).For the interconnected technology of following deep-submicron Cu multiple layer metal, the blocking layer is just developed towards 3 weight structure directions, has for example introduced the Si atom in the TiSiN lattice, and the Si key can be combined closely with the N key, obviously improve the performance of diffusion impervious layer, improved the anti-Cu diffusion and the anti-F diffusibility on blocking layer.Another characteristics of TiSiN are that the adhesivity of it and Cu metallic film and porous low dielectric constant (Low-κ) medium is all fine, help improving the deelectric transferred level of the interconnected metal of Cu.
Summary of the invention
The objective of the invention is to propose a kind of method of the CVD of employing depositing TiSiN, make TiSiN have good step to cover homogeneous resistance and film uniformity.The adhesion property of TiSiN and W metal and dielectric is good.
The processing method of the employing CVD depositing TiSiN that the present invention proposes the steps include: the first step, with chemical vapor deposition (CVD) method, utilizes material 3 methyl-monosilanes (3MS) or the silane (SiH that contain the chemical substance TDMA of Ti and contain Si 4), deposit one deck TiSiN film; In second step, carry out H in position 2-N 2Radio frequency plasma is handled.
Adopt He gas to carry chemical substance TDMA and methyl-monosilane (3MS) or silane (SiCH in the first step 4), under the rough vacuum condition, by thermal decomposition deposition TiSiN film.Deposition temperature is 400 ℃-450 ℃, and vacuum tightness is 1Torr-5Torr, and each deposition time is 10-15 second.
Carry out H in position in second step 2-N 2Radio frequency plasma is handled, and employing low pressure is 1Torr-2Torr, and each treatment time is 30-40 second.
The circulation the first step and described processing step of second step are 30-50nm up to the TiSiN deposition thickness scope that reaches setting.
The ratio of material 3 methyl-monosilanes (3MS) of the above-mentioned Si of containing is 2%-8%; The above-mentioned material silane (SiCH that contains Si 4) ratio be 1%-3%.
The purpose of the first step depositing technics is the TiSiN film of preparing uniformly, having higher step coverage, and the second step H 2-N 2The radio frequency plasma processing then is the content for impurity such as carbon, oxygen and hydrogen in the TiSiN film that reduces the CVD deposit, reduces resistivity, makes the growth of TiSiN uniform crystal particles, and makes the density of TiSiN film.
The method of the depositing TiSiN that the present invention proposes, the TiSiN of deposit has good step and covers homogeneous resistance cloth and film uniformity.TiSiN is the stable Cu diffusion impervious layer of a kind of physicals and chemical property, and, be rich in N among the TiSiN, can prevent F ionic diffusion in the dielectric materials (Low-κ).Another characteristics of TiSiN are that the adhesivity of it and Cu metallic film and porous low dielectric constant (Low-κ) medium is all fine, help improving the deelectric transferred level of the interconnected metal of Cu.
The TiSiN of deposit has good step and covers homogeneous resistance and film uniformity in this way.The adhesion property of TiSiN and W metal and dielectric is good, can be used in the interconnected post technology of W, prevents WF effectively 6Erosion to silicon chip and medium layer.TiSiN is also good with the adhesion property of Al metal and dielectric, is applied to can significantly improve the electric migration performance of Al plain conductor in the Al metallic multilayer Wiring technique.TiSiN still is the blocking layer of Cu, can be used for the Cu metallization process, realizes Cu metal damascene interconnection technique.
Description of drawings
Fig. 1 represents to adopt the application synoptic diagram of CVD depositing TiSiN blocking layer in the interconnected technology of Cu.
Label declaration: wherein 1 is the TiSiN blocking layer; The 2nd, the Cu metal interconnection layer; The 3rd, insulating medium layer.
Embodiment
1. adopt multi-cavity chamber CVD deposition apparatus, for example the Endura TxZ ﹠amp of company of Applied Materials; HP TxZ equipment utilizes TDMA to add methyl-monosilane (3MS) or SiCH 4, chemical vapor deposition TiSiN film.
2. at first, be set under the 5Torr condition, silicon chip is warmed up to 450 ℃ in vacuum.
3. then, carry the methyl-monosilane (3MS) of chemical substance TDMA and 5% with He, by thermal decomposition deposition TiSiN film.At deposition temperature is 450 ℃, and low vacuum 1.5Torr, TDMA flow are 225sccm, and the 3MS flow is 11sccm, SiCH 4Flow is 4.5sccm, and the He flow is 275sccm, N 2Flow be 300sccm, the deposition time that at every turn circulates 15 seconds.
4. original position H 2-N 2Radio frequency plasma is handled, and reduces carbon in the TiSiN film of CVD deposit, and the content of impurity such as oxygen and hydrogen reduces resistivity, makes the growth of TiSiN uniform crystal particles, and makes the density of TiSiN film, improves film uniformity.Processing vacuum tightness is 1.5Torr, and the time is 35 seconds.Silicon temperature can rise 20 ℃ during this time;
5. silicon chip is cooled to TiSiN deposit design temperature, and vacuum conditions is to 1.5Torr;
6. repeat the 3rd step process, utilize He to carry TDMA, by thermal decomposition deposition TiSiN, deposition time is 15 seconds.
7. repeated for 4 steps, in-situ hydrogen-nitrogen radio frequency plasma is handled, 35 seconds time;
8. the depositing TiSiN thickness that at every turn circulates is 1.1nm-1.5nm circulation TiSiN deposit and original position H 2-N 2Radio frequency plasma is handled, up to the TiSiN deposition thickness that reaches setting.

Claims (5)

1, a kind of manufacturing process based on the CVD depositing TiSiN film is characterized in that: the first step, use chemical gas-phase deposition method, and utilize material 3 methyl-monosilanes or the silane that contain the chemical substance TDMA of Ti and contain Si, deposit one deck TiSiN film; In second step, carry out H in position 2-N 2Radio frequency plasma is handled.
2, technology according to claim 1 is characterized in that, the ratio of material 3 methyl-monosilanes of the above-mentioned Si of containing is 2%-8%; The ratio of the material silane of the above-mentioned Si of containing is 1%-3%.
3, technology according to claim 1 is characterized in that, adopts He gas to carry chemical substance TDMA and 3 methyl-monosilanes or silane, under 1Torr-5Torr rough vacuum condition, by thermal decomposition deposition TiSiN film, deposition temperature is 400 ℃-450 ℃, and each deposition time is 10-15 second.
4, technology according to claim 1 is characterized in that, carries out H in position 2-N 2Radio frequency plasma is handled, and low pressure is 1Torr-2Torr, and each treatment time is 30-40 second.
5, technology according to claim 1 is characterized in that, first and second processing steps that circulate are 30-50nm up to the TiSiN deposition thickness scope that reaches setting.
CNB031147070A 2003-01-02 2003-01-02 Process for chemical vapor phase depositing titaniam nitride containing silicon using titanium containing organic metal material Expired - Fee Related CN100345999C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB031147070A CN100345999C (en) 2003-01-02 2003-01-02 Process for chemical vapor phase depositing titaniam nitride containing silicon using titanium containing organic metal material

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB031147070A CN100345999C (en) 2003-01-02 2003-01-02 Process for chemical vapor phase depositing titaniam nitride containing silicon using titanium containing organic metal material

Publications (2)

Publication Number Publication Date
CN1425797A CN1425797A (en) 2003-06-25
CN100345999C true CN100345999C (en) 2007-10-31

Family

ID=4790453

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB031147070A Expired - Fee Related CN100345999C (en) 2003-01-02 2003-01-02 Process for chemical vapor phase depositing titaniam nitride containing silicon using titanium containing organic metal material

Country Status (1)

Country Link
CN (1) CN100345999C (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8043976B2 (en) * 2008-03-24 2011-10-25 Air Products And Chemicals, Inc. Adhesion to copper and copper electromigration resistance

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09312297A (en) * 1995-12-05 1997-12-02 Applied Materials Inc Plasma annealing of thin film
JPH10209081A (en) * 1996-12-05 1998-08-07 Lsi Logic Corp Improved barrier layer for via or contact aperture of integrated circuit structure and manufacture thereof
WO2001042529A1 (en) * 1999-12-09 2001-06-14 Tokyo Electron Limited METHOD FOR FORMING TiSiN FILM, DIFFUSION PREVENTIVE FILM COMPRISING TiSiN FILM, SEMICONDUCTOR DEVICE AND ITS PRODUCTION METHOD, AND APPARATUS FOR FORMING TiSiN FILM

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09312297A (en) * 1995-12-05 1997-12-02 Applied Materials Inc Plasma annealing of thin film
JPH10209081A (en) * 1996-12-05 1998-08-07 Lsi Logic Corp Improved barrier layer for via or contact aperture of integrated circuit structure and manufacture thereof
WO2001042529A1 (en) * 1999-12-09 2001-06-14 Tokyo Electron Limited METHOD FOR FORMING TiSiN FILM, DIFFUSION PREVENTIVE FILM COMPRISING TiSiN FILM, SEMICONDUCTOR DEVICE AND ITS PRODUCTION METHOD, AND APPARATUS FOR FORMING TiSiN FILM

Also Published As

Publication number Publication date
CN1425797A (en) 2003-06-25

Similar Documents

Publication Publication Date Title
EP0881673B1 (en) Copper interconnections with improved electromigration resistance and reduced defect sensitivity
US6974768B1 (en) Methods of providing an adhesion layer for adhesion of barrier and/or seed layers to dielectric films
US6130161A (en) Method of forming copper interconnections with enhanced electromigration resistance and reduced defect sensitivity
US6337518B1 (en) Low dielectric constant amorphous fluorinated carbon and method of preparation
JP3955386B2 (en) Semiconductor device and manufacturing method thereof
US7833901B2 (en) Method for manufacturing a semiconductor device having a multi-layered insulating structure of SiOCH layers and an SiO2 layer
US20020024142A1 (en) Semiconductor device and manufacturing method of the same
US8119519B2 (en) Semiconductor device manufacturing method
WO2011032812A1 (en) Conductive structure for narrow interconnect openings
US20140127902A1 (en) Method of providing stable and adhesive interface between fluorine based low k material and metal barrier layer
US20040259353A1 (en) Methods of forming boron carbo-nitride layers for integrated circuit devices
US20120098133A1 (en) Structure and metallization process for advanced technology nodes
US7531891B2 (en) Semiconductor device
US6569756B1 (en) Method for manufacturing a semiconductor device
US20090039512A1 (en) Electromigration resistant interconnect structure
JP3816091B1 (en) Semiconductor device and manufacturing method thereof
CN100345999C (en) Process for chemical vapor phase depositing titaniam nitride containing silicon using titanium containing organic metal material
KR100289515B1 (en) Barrier emtal layer and method of forming the same
JP4640281B2 (en) Barrier metal layer and method for forming the same
US20110081503A1 (en) Method of depositing stable and adhesive interface between fluorine-based low-k material and metal barrier layer
CN1222014C (en) Method of forming TiN barrier by chemical rapour phase deposition
CN1414613A (en) Preparation process of deep submicron integrated circuit Cu barrier
CN1426092A (en) Damascene process for chemically vapor depositing titanium nitride and copper metal layer
JPH11354470A (en) Barrier metal layer and its formation
JP2004031497A (en) Semiconductor device and its manufacturing method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: SHANGHAI HUAHONG (GROUP) CO., LTD.; APPLICANT

Free format text: FORMER OWNER: SHANGHAI HUAHONG (GROUP) CO., LTD.

Effective date: 20060901

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20060901

Address after: 201203 No. 177 blue wave road, Zhangjiang hi tech park, Shanghai, Pudong New Area

Applicant after: Shanghai Huahong (Group) Co., Ltd.

Co-applicant after: Shanghai integrated circuit research and Development Center Co., Ltd.

Address before: 18, Huaihai Road, Shanghai, No. 200020, building 918

Applicant before: Shanghai Huahong (Group) Co., Ltd.

C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20071031

Termination date: 20120102