CN100339979C - Flash memory cell and manufacturing method thereof - Google Patents
Flash memory cell and manufacturing method thereof Download PDFInfo
- Publication number
- CN100339979C CN100339979C CNB2004100897225A CN200410089722A CN100339979C CN 100339979 C CN100339979 C CN 100339979C CN B2004100897225 A CNB2004100897225 A CN B2004100897225A CN 200410089722 A CN200410089722 A CN 200410089722A CN 100339979 C CN100339979 C CN 100339979C
- Authority
- CN
- China
- Prior art keywords
- memory cell
- flash memory
- those
- conductivity type
- grids
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 34
- 238000007667 floating Methods 0.000 claims abstract description 78
- 239000000758 substrate Substances 0.000 claims abstract description 60
- 230000005641 tunneling Effects 0.000 claims abstract description 19
- 238000000034 method Methods 0.000 claims description 68
- 238000000059 patterning Methods 0.000 claims description 66
- 239000000463 material Substances 0.000 claims description 32
- 239000004020 conductor Substances 0.000 claims description 31
- 238000002955 isolation Methods 0.000 claims description 31
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 18
- 230000015572 biosynthetic process Effects 0.000 claims description 16
- 238000005530 etching Methods 0.000 claims description 10
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 8
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 8
- 239000000377 silicon dioxide Substances 0.000 claims description 5
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 2
- 238000003701 mechanical milling Methods 0.000 claims 1
- 230000008878 coupling Effects 0.000 abstract description 9
- 238000010168 coupling process Methods 0.000 abstract description 9
- 238000005859 coupling reaction Methods 0.000 abstract description 9
- 230000008569 process Effects 0.000 description 20
- 238000005516 engineering process Methods 0.000 description 17
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 238000001259 photo etching Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000000428 dust Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 125000006239 protecting group Chemical group 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 238000000547 structure data Methods 0.000 description 1
Images
Landscapes
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
The present invention relates to a flash memory cell, which mainly comprises a first conduction type substrate, a second conduction type well region, a patterned film layer, a second conduction type doping region, a tunneling dielectric layer, a plurality of floating grids, an inter-grid dielectric layer and a plurality of control grids, wherein the floating grids are arranged on the first conduction type substrate which is not covered by the patterned film layer, and the thickness of the floating grids is larger than the thickness of the patterned film layer. Due to the proper thickness of the floating grids, the region between the floating grids and the control grids can have a large area, and furthermore, the coupling rate of the flash memory cell can be enhanced.
Description
Technical field
The present invention relates to a kind of memory component and manufacture method thereof, particularly relate to structure and the manufacture method thereof of a kind of flash memory cell (Flash memory cell).
Background technology
Non-volatility memorizer (Nonvolatile memory) is applied in the use of various electronic components at present more, as memory structure data, routine data and other can repeated access data.And but wherein a kind of non-volatility memorizer of repeated access data is called flash memory.Flash memory is a kind of can erasing and programmable read only memory (Electrically Erasable Programmable Read Only Memory by electricity, EEPROM), it has the advantage that the actions such as depositing in, read, erase that can carry out repeatedly data and the data that deposit in also can not disappear after outage, thus become personal computer and electronic equipment a kind of memory component of extensively adopting.
Fig. 1 illustrates the schematic layout pattern into the memory cell of existing a kind of flash memory.Fig. 2 A to Fig. 2 C illustrates the memory cell that illustrates for Fig. 1 manufacturing process profile along I-I ' line.And Fig. 3 A illustrates memory cell into Fig. 1 generalized section along II-II ' line in the step of Fig. 2 A.Fig. 3 B illustrates memory cell into Fig. 1 generalized section along II-II ' line in the step of Fig. 2 B and Fig. 2 C.
Please at first form many component isolation structures 102 in substrate 100 simultaneously with reference to Fig. 2 A and Fig. 3 A, be mask and form wellblock 104 and doped region 106 in substrate 100 with component isolation structure 102 more then.Then, in the substrate above the doped region 106 100, form tunneling dielectric layer (tunnelingdielectric layer) 108.Afterwards, on tunneling dielectric layer 108, form patterning conductor layer 110 again.Wherein, patterning conductor layer 110 has a plurality of strip patterns that are parallel to each other.
Please form dielectric layer 112 between grid on substrate 100 and the patterning conductor layer 110 simultaneously with reference to Fig. 2 B and Fig. 3 B.Then on dielectric layer between grid 112, form conductor layer 114.Then please be simultaneously with reference to Fig. 2 C and Fig. 3 B, simultaneously dielectric layer 112 between conductor layer 114, grid and patterning conductor layer 110 are carried out Patternized technique, control grid (control gate) 114a and a plurality of floating grid (floating gate) 110a to form many, and expose floating grid 110a substrate on two sides 100.Then, in floating grid 110a substrate on two sides 100, form doped region 116, with source/drain regions as flash memory cell.And the doped region 106 between the doped region 116 promptly becomes the channel region of flash memory cell.
Present semiconductor technology is just gradually towards the development trend that improves integrated level and dwindle component size.And in dwindling the process of component size, regular meeting suffers from many technologic difficulties.Technology with above-mentioned existing flash memory cell is example, in order to increase area folded between floating grid 110a and the control grid 114a to improve the coupling efficiency (coupling ratio) of flash memory cell, therefore when making floating grid 110a, must make it have enough thickness, and the smaller the better in the distance between the two adjacent floating grids 110 on the component isolation structure 102.That is to say, the patterning conductor layer 110 that Fig. 3 A is illustrated must have certain thickness, and opening 113 is the smaller the better, therefore opening 113 depth-to-width ratios (aspect ratio) in the patterning conductor layer 110 will be very big, and then the degree of difficulty that causes forming the etch process of patterning conductor layer 110 improves.
And, in the etch process that forms control grid 114a and floating grid 110a, increase etching period in order to remove dielectric layer 112 between residual grid fully, also easily component isolation structure 102 is caused over etching, cause the phenomenon of element generation leakage current, and then influence element efficiency.
Summary of the invention
Therefore, purpose of the present invention just provides a kind of manufacture method of flash memory cell, with the degree of difficulty of reduction technology, and the reliability of raising element.
Another object of the present invention provides a kind of flash memory cell, has high coupling ratio, can promote the speed that reads and erase of memory cell.
The present invention proposes a kind of manufacture method of flash memory cell, the method provides the first conductivity type substrate earlier, the second conductivity type wellblock and a plurality of component isolation structure have been formed with in this first conductivity type substrate, wherein these component isolation structures are positioned at the second conductivity type wellblock, and define active area in the first conductivity type substrate.Then, form the first conductivity type doped region in the second conductivity type wellblock in active area.Afterwards, in the first conductivity type substrate, form the patterning rete, and have a plurality of openings in this patterning rete, and these openings expose the first conductivity type doped region of part.
Then, in the first conductivity type substrate that these openings exposed, form the second conductivity type doped region, in the first conductivity type substrate that these openings exposed, form tunneling dielectric layer again.Afterwards, form a floating grid on the tunneling dielectric layer in each opening, remove the patterning rete of part then, so that its thickness is less than the thickness of floating grid.Then, forming dielectric layer between grid on the patterning rete, and dielectric layer covers these floating grids between these grid.On dielectric layer between grid, form a plurality of control grids, and these control grids and floating grid are overlapping.
The present invention forms the patterning rete with opening earlier in substrate, conductor material is inserted in the opening afterwards, to form floating grid again.Hence one can see that, is not to form floating grid with etch process in the technology of flash memory cell of the present invention, therefore can avoid having now in the etch process that forms floating grid the difficulty that the opening depth-to-width ratio that forms because of desire suffers from too greatly.
The present invention proposes a kind of flash memory, mainly comprises dielectric layer and many control grids between the first conductivity type substrate, the second conductivity type wellblock, a plurality of component isolation structure, the first conductivity type doped region, patterning rete, tunneling dielectric layer, a plurality of floating grid, grid.Wherein, the one the second conductivity type wellblocks and these component isolation structures are arranged in the first conductivity type substrate, and these component isolation structures define an active area in the first conductivity type substrate, and the first conductivity type doped region is configured in the second interior conductivity type wellblock of active area.The patterning rete then is configured in the first conductivity type substrate of part.
Tunneling dielectric layer is disposed at and is not patterned in the first conductivity type substrate that rete covers, and these floating grids are configured on the tunneling dielectric layer, and its thickness is greater than the thickness of patterning rete.Dielectric layer is configured on the floating grid between grid, and covers these patterning retes.The control grid then is configured between grid on the dielectric layer, and overlapping with these floating grids.
Because the thickness of the floating grid of flash memory cell of the present invention is not subject to the limit of etch process, therefore the floating grid of flash memory cell of the present invention can have comparatively suitable thickness, and then improves the coupling efficiency of flash memory cell.
For above and other objects of the present invention, feature and advantage can be become apparent, following conjunction with figs. and preferred embodiment are to illustrate in greater detail the present invention.
Description of drawings
Fig. 1 illustrates the schematic layout pattern into the memory cell of existing a kind of flash memory.
Fig. 2 A to Fig. 2 C illustrates the memory cell that illustrates for Fig. 1 manufacturing process profile along I-I ' line.
Fig. 3 A illustrates memory cell into Fig. 1 generalized section along II-II ' line in the step of Fig. 2 A.
Fig. 3 B illustrates memory cell into Fig. 1 generalized section along II-II ' line in the step of Fig. 2 B and Fig. 2 C.
Fig. 4 illustrates the schematic layout pattern into the memory cell of a kind of flash memory of the present invention.
Fig. 5 A to Fig. 5 D illustrates the memory cell that illustrates for Fig. 4 manufacturing process profile along I-I ' line.
Fig. 6 A to Fig. 6 D then corresponds to Fig. 5 A to Fig. 5 D respectively and illustrates and is the memory cell of Fig. 4 manufacturing process profile along II-II ' line.
Fig. 7 A to Fig. 7 B illustrates the manufacturing process profile of the floating grid of the flash memory cell that illustrates for Fig. 4 along II-II ' line.
Fig. 8 and Fig. 9 illustrate the manufacturing process profile of the control grid of the flash memory cell that illustrates for Fig. 4 along I-I ' line and II-II ' line respectively.
Figure 10 illustrates the generalized section into another kind of flash memory cell of the present invention.
Figure 11 A to Figure 11 C illustrates and is the manufacturing process profile of another kind of flash memory cell of the present invention along I-I ' line.
Figure 12 A to Figure 12 C is corresponding diagram 11A to Figure 11 C and illustrate and be the manufacturing process profile of another kind of flash memory cell of the present invention along II-II ' line respectively then.
The simple symbol explanation
100: substrate
102,504: component isolation structure
104: the wellblock
106,116: doped region
108,514: tunneling dielectric layer
110,114,518,519: conductor layer
110a, 516: floating grid
111,530,532,534: flash memory cell
112,520: dielectric layer between grid
113,510,510a: opening
114a, 522,522a: control grid
The substrate of 500:n type
502:p type wellblock
503: active area
506:n type doped region
508: the patterning rete
512:p type doped region
524: patterning photoresist layer
526: clearance wall
528: sacrifice layer
Embodiment
Following examples are to be the n type with first conductivity type, and second conductivity type illustrates for the p type, but those skilled in the art should know that if first conductivity type is replaced as the p type, second conductivity type is replaced as the n type, and then following embodiment still can implement according to this.
Fig. 4 illustrates the schematic layout pattern into the memory cell of a kind of flash memory of the present invention.Fig. 5 A to Fig. 5 D illustrates the flash memory cell that illustrates for Fig. 4 manufacturing process profile along I-I ' line.Fig. 6 A to Fig. 6 D is corresponding diagram 5A to Fig. 5 D and illustrate and be the flash memory cell of Fig. 4 manufacturing process profile along II-II ' line respectively then.
Please at first in n type substrate 500, form many component isolation structures 504 (as shown in Figure 6A) simultaneously with reference to Fig. 5 A and Fig. 6 A,, then form p type wellblock 502 in the n type substrate 500 in active area 503 with the active area 503 that defines memory component.Wherein, the formation method of component isolation structure 504 for example is to utilize shallow trench isolation (Shallow Trench Insulator is called for short STI) method or regional oxidation (local oxidation is called for short LOCOS) method.Then, form n type doped region 506 in the p type wellblock 502 in the active area 503 of n type substrate 500, it for example is in order to the source/drain regions as flash memory cell in subsequent technique.Afterwards, form patterning rete 508 in n type substrate 500, its material for example is a silica.Have a plurality of openings 510 in the patterning rete 508, and these openings 510 expose the n type doped region 506 in the active area partly 503.
The formation method of patterning rete 508 for example is to form layer of material layer (not illustrating) in n type substrate 500 earlier, in one embodiment, this material layer for example is a silicon oxide layer, and its formation method for example is chemical vapour deposition (CVD) (Chemical Vapor Deposition is called for short a CVD) method.For example be photoetching and etch process more then, have the patterning rete 508 of a plurality of openings 510 with formation.
Please refer to Fig. 5 B and Fig. 6 B, in the n type doped region 506 that opening 510 is exposed, form p type doped region 512, its for example be in order in subsequent technique as the channel region of flash memory cell.And the formation method of p type doped region 512 for example is to utilize patterning rete 508 to mix technology for mask to carry out an ion, so that p type ion is mixed in the n type doped region 506 that opening 510 exposed.
Please refer to Fig. 5 C and Fig. 6 C, in the n type substrate 500 above the p type doped region 512, form tunneling dielectric layer 514, and the material of tunneling dielectric layer 514 for example is silica, and its formation method for example is thermal oxidation method (thermal oxidation).Then, form floating grid 516 on the tunneling dielectric layer 514 in each opening 510.
Please refer to Fig. 7 A and Fig. 7 B, in a preferred embodiment, the formation method of floating grid 516 for example is to form conductor layer 518 (shown in Fig. 7 A) earlier in patterning rete 508 and n type substrate 500, and insert in the opening 510, and conductor layer 518 for example is a doped polysilicon layer, and its formation method for example is chemical vapour deposition (CVD).Afterwards, carry out flatening process again, it for example is cmp (chemical mechanical polishing, be called for short CMP) technology or etch process, and with patterning rete 508 as cmp stop layer (CMP stop layer) or etch stop layer (etch stoplayer), expose patterning rete 508 with the conductor layer 518 that removes part, and form a plurality of floating grids 516, shown in Fig. 7 B.Then, eat-back (etch back) patterning rete 508 again.Owing to have higher etching selectivity between the material of patterning rete 508 and the material of floating grid 516, therefore can be under the situation of not damaging floating grid 516, remove partially patterned rete 508, so that the thickness of patterning rete 508 is less than the thickness of floating grid 516, shown in Fig. 5 C and Fig. 6 C.Wherein, the thickness of floating grid 516 for example is 5000 dusts, and the thickness of patterning rete 508 then for example is between 1500 dust to 2000 dusts.It should be noted that especially the floating grid 516 and thickness difference (just floating grid 516 is exposed to opening 510 height outward of the patterning rete 508) h of patterning rete 508 will determine the coupling efficiency of this flash memory cell.Further, heal when big as h, the coupling efficiency of flash memory cell also can be healed greatly, and then this flash memory cell can have the speed that preferably reads and erase.
It should be noted that, the formation method that the present invention does not limit floating grid 516 is above-mentioned technology (shown in Fig. 7 A to Fig. 7 B), those skilled in the art can utilize other technology to form the floating grid 516 that Fig. 5 C and Fig. 6 C are illustrated according to spirit of the present invention, precisely because also fall within the scope of this invention.
Please refer to Fig. 5 D and Fig. 6 D, forming dielectric layer 520 between grid on the patterning rete 508, and covering these floating grids 516.Wherein, the material of dielectric layer 520 for example is a silicon oxide/silicon nitride/silicon oxide etc. between grid, or is made of institutes such as silicon oxide layer or silicon oxide/nitride layer, and its formation method for example be low-pressure chemical vapor deposition (Low Pressure CVD, LPCVD).Then, on dielectric layer between grid 520, form control grid 522, and these control grids 522 (as shown in Figure 4) that be parallel to each other in fact, with in subsequent technique as the character line (word line) of flash memory cell.And these control grids 522 cover dielectric layer 520 between grid on floating grid 516 and the sidewall thereof.In addition, if be formed with component isolation structure 504 in the n type substrate 500, it is crossing with the component isolation structure 504 of strip then to control grid 522, and preferably controls grid 522 perpendicular to component isolation structure 504, as shown in Figure 4.
Fig. 8 and Fig. 9 illustrate the flash memory cell that illustrates for Fig. 4 part manufacturing process profile along I-I ' and II-II ' respectively.Please refer to Fig. 8 and Fig. 9, the formation method of control grid 522 for example is to form conductor layer 519 earlier on dielectric layer between grid 520, and its material for example is a doped polycrystalline silicon, and the formation method of conductor layer 519 for example is chemical vapour deposition (CVD).On conductor layer 519, form patterning photoresist layer 524 then, and patterning photoresist layer 524 covers floating grid 516.And patterning photoresist layer 524 has a plurality of strip patterns that are parallel to each other in fact, and its formation method for example is a photoetching process.Afterwards, be mask with patterning photoresist 524, carry out etch process to remove the conductive layer 519 of part.And then remove patterning photoresist layer 524, can on dielectric layer between grid 520, form many control grids 522, shown in Fig. 5 D and Fig. 6 D.Promptly finish the technology of flash memory cell 530 this moment, and the follow-up technology of finishing flash memory is known by those skilled in the art, does not repeat them here.
In addition, in another preferred embodiment of the present invention, the control grid 522a of flash memory cell can be positioned at directly over the floating grid 516 and not cover the sidewall of floating grid 516, as shown in figure 10.At this,, can form clearance wall 526 at the sidewall of control grid 522a in order to increase the coupling efficiency of flash memory cell.Specifically, the material of clearance wall 526 for example is a conductor material, and preferably the material with control grid 522a is identical, just polycrystalline silicon material.Hence one can see that, and control grid 522a is electrically connected with clearance wall 526.The formation method of clearance wall 526 for example is to cover dielectric layer 520 and control grid 522a between grid at the formation conformal conductor layer of one deck (not illustrating) above the substrate earlier, eat-back this conductor layer afterwards again, so that it forms clearance wall 526, promptly finish the making of flash memory cell 532.Follow-up technology promptly is same as the technology of general memory component.
In addition; in a preferred embodiment; the present invention can also and form before the p type wellblock 502 after forming component isolation structure 504; in n type substrate 500, form sacrifice layer 528 (shown in Figure 11 A and Figure 12 A) earlier; in order to protection n type substrate 500 and component isolation structure 504, it can be damaged in subsequent technique (for example being etch process).For instance, please be simultaneously with reference to Figure 11 B and Figure 12 B, the method that forms patterning rete 508 for example is to utilize photoetching and etch process to form opening 510a in a material layer (not illustrating).In this etch process, sacrifice layer 528 is used as etch stop layer (etching stop layer), to prevent substrate 500 of over etching n type and component isolation structure 504 in the etch process that forms opening 510a, therefore can avoid element to produce the problem of leakage current.Remove the sacrifice layer 528 of part afterwards again, to expose the substrate 500 of n type and the component isolation structure 504 of part.Then, finish flash memory cell 534 with aforesaid technology again, shown in Figure 11 C and Figure 12 C.
Below the flash memory cell that will be illustrated with Fig. 5 D and Fig. 6 D is that example describes flash memory cell of the present invention in detail, and the material of the rete that is illustrated among the figure has illustrated in the foregoing description, below repeats no more.
Referring again to Fig. 5 D and Fig. 6 D, flash memory cell 530 of the present invention mainly comprises dielectric layer 520 and many control grids 522 between n type substrate 500, many component isolation structures 504, n type doped region 506, patterning rete 508, p type doped region 512, tunneling dielectric layer 514, a plurality of floating grid 516, grid.Wherein, be formed with p type wellblock 502 in the n type substrate 500.N type doped region 506 is configured in the p type wellblock 502 in the n type substrate 500, with in subsequent technique as the source/drain regions of flash memory cell 530.Patterning rete 508 is configured in the n type substrate 500, and p type doped region 512 then is to be to be configured in not to be patterned in the n type substrate 500 that rete 508 covered, with in subsequent technique as the channel region of flash memory cell 530.514 of tunneling dielectric layers are configured in the n type substrate 500 of p type doped region 512 tops.
Floating grid 516 is configured on the tunneling dielectric layer 514, and the thickness of floating grid 516 is greater than the thickness of patterning rete 508.In a preferred embodiment, the thickness of floating grid 516 for example is 5000 dusts, and the thickness of patterning rete 508 for example is between 1500 dust to 2000 dusts.Dielectric layer 520 is configured on the patterning rete 508 between grid, and covers floating grid 516.522 of grids of control are configured between grid on the dielectric layer 520 in fact in parallel to each other, and cover floating grid 516 and sidewall thereof.
In another preferred embodiment of the present invention, control grid 522a (see figure 10) can also be configured in directly over the floating grid 516.In other words, control grid 522a does not cover the sidewall of floating grid 516.And, dispose clearance wall 526 on the sidewall of control grid 522a and floating grid 516, as shown in figure 10.Wherein the material of clearance wall 526 for example is a conductor material, and in a preferred embodiment, the material of clearance wall 526 for example is a polysilicon.
Moreover; in another embodiment of the present invention; can also dispose sacrifice layer 528 (shown in Figure 11 C and Figure 12 C) between patterning rete 508 and the n type substrate 500,, it can be damaged in technology (for example being etch process) in order to protection n type substrate 500 and component isolation structure 504.In addition, in this embodiment, floating grid 516 is disposed on the tunneling dielectric layer 514, and extends on the component isolation structure 504 of part, shown in Figure 12 C.
The manufacture method of flash memory cell of the present invention forms the patterning rete with opening earlier in substrate, conductor material is inserted in the opening afterwards, to form floating grid again.Hence one can see that, is not to form floating grid with etch process in the technology of flash memory cell of the present invention, therefore can avoid having now in the etch process that forms floating grid the difficulty that the opening depth-to-width ratio that forms because of desire suffers from too greatly.And the present invention more forms one deck sacrifice layer in a preferred embodiment in substrate, in order at the bottom of the protecting group and component isolation structure in the etch process that forms the patterning rete, can not be damaged.Hence one can see that, and the present invention can avoid in the existing technology because of the component isolation structure over etching being caused element produce the problem of leakage current.Generally speaking, the manufacture method of flash memory cell of the present invention can reduce the difficulty in process degree, and improves the reliability of element.
Flash memory cell of the present invention can be complied with actual required and thickness that decision floating grid Be Controlled grid is covered, so that flash memory cell has higher coupling efficiency, and then the speed that reads and erase of raising flash memory cell.
Though the present invention discloses as above with preferred embodiment; yet it is not in order to limit the present invention; those skilled in the art can do a little change and retouching without departing from the spirit and scope of the present invention, thus protection scope of the present invention should with accompanying Claim the person of being defined be as the criterion.
Claims (23)
1, a kind of manufacture method of flash memory cell comprises:
One first conductivity type substrate is provided, and one second conductivity type wellblock and a plurality of component isolation structure have been formed with in this first conductivity type substrate, and those component isolation structures are arranged in this second conductivity type wellblock, and define an active area in this first conductivity type substrate;
Form one first conductivity type doped region on this second conductivity type wellblock in this active area;
In this first conductivity type substrate, form a patterning rete, and this patterning rete has a plurality of openings, and those openings expose this first conductivity type doped region in this active area of part;
With this patterning rete is mask, form one second conductivity type doped region in this first conductivity type substrate, and this second conductivity type doped region blocks this first conductivity type doped region;
On this second conductivity type doped region that those openings exposed, form a tunneling dielectric layer;
In those openings, form a plurality of floating grids;
Remove this patterning rete of part, so that the thickness of this patterning rete is less than the thickness of those floating grids;
In forming dielectric layer between grid in this first conductivity type substrate, and dielectric layer covers those floating grids and this patterning rete between these grid; And
On dielectric layer between these grid, form a plurality of control grids, and those control grids and those floating grids are overlapping.
2, the manufacture method of flash memory cell as claimed in claim 1, the step that wherein forms those floating grids comprises:
In this first conductivity type substrate, form one first conductor layer; And
Carry out a chemical mechanical milling tech, to remove this outer first conductor layer of those openings.
3, the manufacture method of flash memory cell as claimed in claim 2 wherein has etching selectivity between the material of the material of this first conductor layer and this patterning rete.
4, the manufacture method of flash memory cell as claimed in claim 1, the step that wherein forms those control grids comprises:
On dielectric layer between these grid, form one second conductor layer; And
This second conductor layer of patterning is to form those control grids overlapping with those floating grids.
5, the manufacture method of flash memory cell as claimed in claim 1, wherein the top of those control grids and those floating grids is overlapping, and the sidewall that the manufacture method of this flash memory cell also is included in those control grids forms a conductor clearance wall, and covers the sidewall of those floating grids.
6, the manufacture method of flash memory cell as claimed in claim 5, wherein the material of this conductor clearance wall comprises doped polycrystalline silicon.
7, the manufacture method of flash memory cell as claimed in claim 1 wherein forms on the dielectric layer between these grid in the step of those control grids, and the top and the sidewall of those control grids and those floating grids are overlapping.
8, the manufacture method of flash memory cell as claimed in claim 1 wherein before forming this first conductivity type doped region, also is included in and forms a sacrifice layer in the first conductivity type substrate, with as the etch stop layer in the step of this patterning rete of formation.
9, the manufacture method of flash memory cell as claimed in claim 8, wherein the storeroom of the material of this sacrifice layer and this patterning rete has etching selectivity.
10, the manufacture method of flash memory cell as claimed in claim 1, wherein the material of this patterning rete comprises silica.
11, the manufacture method of flash memory cell as claimed in claim 1 wherein in the step that forms this patterning rete, also comprises the part that makes those openings expose those component isolation structures.
12, the manufacture method of flash memory cell as claimed in claim 1, wherein the material of this floating grid and this control grid comprises doped polycrystalline silicon.
13, the manufacture method of flash memory cell as claimed in claim 1, wherein between these grid dielectric layer comprise silicon oxide layer and silicon oxide/silicon nitride/silicon oxide layer at least one of them.
14, the manufacture method of flash memory cell as claimed in claim 1, wherein the material of this tunneling dielectric layer comprises silica.
15, a kind of flash memory cell comprises:
One first conductivity type substrate;
A plurality of component isolation structures are disposed in this first conductivity type substrate, to define a plurality of active areas;
One second conductivity type wellblock is disposed in this first conductivity type substrate;
One patterning rete is disposed in this first conductivity type substrate, and this patterning rete has a plurality of openings, exposes this first conductivity type substrate in those active areas of part;
A plurality of floating grids are disposed in those openings and extend on those component isolation structures of part, and the thickness of those floating grids is greater than the thickness of this patterning rete;
One tunneling dielectric layer disposes between those floating grids and this first conductivity type substrate;
A plurality of control grids are disposed at those floating grid tops;
Dielectric layer between one grid is disposed between those floating grids and those control grids; And
One first conductivity type doped region is disposed in this first conductivity type substrate in those active areas of this control grid both sides.
16, flash memory cell as claimed in claim 15, wherein the top of those control gate polar systems and those floating grids is overlapping, and this flash memory cell also comprises a conductor clearance wall, is disposed on the sidewall of those control grids, and covers the sidewall of those floating grids.
17, flash memory cell as claimed in claim 16, wherein the material of this conductor clearance wall comprises doped polycrystalline silicon.
18, flash memory cell as claimed in claim 15 also comprises a sacrifice layer, is disposed at this patterning rete below.
19, flash memory cell as claimed in claim 18, wherein the material of the material of this sacrifice layer and this patterning rete and the storeroom of those component isolation structures have etching selectivity.
20, flash memory cell as claimed in claim 15, wherein the top and the sidewall of those control grids and those floating grids are overlapping.
21, flash memory cell as claimed in claim 15 wherein has etching selectivity between the material of the material of those floating grids and this patterning rete.
22, flash memory cell as claimed in claim 15, wherein the material of those floating grids comprises doped polycrystalline silicon.
23, flash memory cell as claimed in claim 15, wherein the material of this patterning rete comprises silica.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100897225A CN100339979C (en) | 2004-11-02 | 2004-11-02 | Flash memory cell and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100897225A CN100339979C (en) | 2004-11-02 | 2004-11-02 | Flash memory cell and manufacturing method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1770429A CN1770429A (en) | 2006-05-10 |
| CN100339979C true CN100339979C (en) | 2007-09-26 |
Family
ID=36751581
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100897225A Expired - Fee Related CN100339979C (en) | 2004-11-02 | 2004-11-02 | Flash memory cell and manufacturing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100339979C (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102054841A (en) | 2009-11-10 | 2011-05-11 | 中芯国际集成电路制造(上海)有限公司 | NAND gate flash memory and manufacturing method thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1246732A (en) * | 1998-09-01 | 2000-03-08 | 日本电气株式会社 | Blinking memory, method of writing and deleting thereof and manufacturing method thereof |
| US6642570B2 (en) * | 2001-05-09 | 2003-11-04 | Vanguard International Semiconductor Corp. | Structure of flash memory with high coupling ratio |
| US20040048482A1 (en) * | 2000-09-14 | 2004-03-11 | Homg-Huei Tseng | Method of forming flash memories with high coupling ratio and the structure of the same |
-
2004
- 2004-11-02 CN CNB2004100897225A patent/CN100339979C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1246732A (en) * | 1998-09-01 | 2000-03-08 | 日本电气株式会社 | Blinking memory, method of writing and deleting thereof and manufacturing method thereof |
| US20040048482A1 (en) * | 2000-09-14 | 2004-03-11 | Homg-Huei Tseng | Method of forming flash memories with high coupling ratio and the structure of the same |
| US6642570B2 (en) * | 2001-05-09 | 2003-11-04 | Vanguard International Semiconductor Corp. | Structure of flash memory with high coupling ratio |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1770429A (en) | 2006-05-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1819212A (en) | Flash memory devices comprising pillar patterns and methods of fabricating the same | |
| CN1722447A (en) | Nonvolatile semiconductor memory device and method of manufacturing the same | |
| CN1812107A (en) | Semiconductor device and manufacturing method thereof | |
| CN101034721A (en) | Flash memory cell with split gate structure and method for forming the same | |
| CN1663026A (en) | Conductive spacers extended floating gates | |
| CN1873957A (en) | Separation grid flash element and manufacture method thereof | |
| CN1285121C (en) | Method for manufacturing flash memory device | |
| CN107946304B (en) | NORFlast unit process integration method for size reduction | |
| CN100339979C (en) | Flash memory cell and manufacturing method thereof | |
| US7445999B2 (en) | Fabricating method of a flash memory cell | |
| CN1763931A (en) | Quickflashing memory unit and its manufacturing method | |
| CN1677678A (en) | Flash memory unit and mfg. method | |
| CN1917177A (en) | Frash memory in separate grids, and manufacturing method | |
| CN101064284A (en) | Method for producing nonvolatile memory | |
| CN1674292A (en) | Non-volatile memory location and producing method thereof | |
| CN1287458C (en) | Separate grid flash memory cell and method for manufacturing the same | |
| CN1855505A (en) | Non-volatile memory and its production | |
| CN1395306A (en) | Semiconductor storage device and its manufacturing method | |
| CN1917185A (en) | Frash memory, and manufacturing method | |
| CN1532893A (en) | Method for producing flash storage float grid | |
| CN1591872A (en) | Separated grid flash memory unit and its mfg. method | |
| CN1286167C (en) | Structure of mask ROM and method for manufacturing the same | |
| CN1309055C (en) | Method for producing flash memory device | |
| CN1279618C (en) | Flash memory unit with selective grid positioned in substrate and its making method | |
| CN101064314A (en) | Nonvolatile memory and its making method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070926 Termination date: 20091202 |