CH601894A5 - - Google Patents

Info

Publication number
CH601894A5
CH601894A5 CH109476A CH109476A CH601894A5 CH 601894 A5 CH601894 A5 CH 601894A5 CH 109476 A CH109476 A CH 109476A CH 109476 A CH109476 A CH 109476A CH 601894 A5 CH601894 A5 CH 601894A5
Authority
CH
Switzerland
Application number
CH109476A
Inventor
Hermann Dipl Ing Ruckdeschel
Thomas Dipl Ing Rambold
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of CH601894A5 publication Critical patent/CH601894A5/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G06F7/785—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using a RAM
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Multi Processors (AREA)
  • Dram (AREA)
  • Bus Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Memory System (AREA)
  • Information Transfer Systems (AREA)
CH109476A 1975-04-21 1976-01-29 CH601894A5 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2517565A DE2517565C3 (de) 1975-04-21 1975-04-21 Schaltungsanordnung für ein Datenverarbeitungssystem

Publications (1)

Publication Number Publication Date
CH601894A5 true CH601894A5 (de) 1978-07-14

Family

ID=5944551

Family Applications (1)

Application Number Title Priority Date Filing Date
CH109476A CH601894A5 (de) 1975-04-21 1976-01-29

Country Status (13)

Country Link
US (1) US4096565A (de)
JP (1) JPS51130130A (de)
AT (1) AT371607B (de)
AU (1) AU498781B2 (de)
BE (1) BE840958A (de)
CH (1) CH601894A5 (de)
DE (1) DE2517565C3 (de)
FR (1) FR2309011A1 (de)
GB (1) GB1542134A (de)
IT (1) IT1059165B (de)
NL (1) NL7604151A (de)
SE (1) SE418780B (de)
ZA (1) ZA761805B (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4270185A (en) * 1977-06-20 1981-05-26 Motorola Israel Limited Memory control circuitry for a supervisory control system
US4298954A (en) * 1979-04-30 1981-11-03 International Business Machines Corporation Alternating data buffers when one buffer is empty and another buffer is variably full of data
WO1980002755A1 (en) * 1979-06-05 1980-12-11 Burroughs Corp General purpose data buffer
US4307447A (en) * 1979-06-19 1981-12-22 Gould Inc. Programmable controller
CA1143856A (en) * 1979-09-26 1983-03-29 Anthony K. Fung Circular-queue structure
US4347582A (en) * 1980-04-23 1982-08-31 Siemens Corporation Central timer unit for buffering control data in a telecommunications system
US4509113A (en) * 1982-02-02 1985-04-02 International Business Machines Corporation Peripheral interface adapter circuit for use in I/O controller card having multiple modes of operation
DE3374256D1 (en) * 1983-07-28 1987-12-03 Ibm Shift register arrangement and data transmission system comprising such an arrangement
GB2159987B (en) * 1984-06-04 1987-10-28 Gen Electric Distributed input/output systems
US4870564A (en) * 1984-06-04 1989-09-26 Ge Fanuc Automation North America, Inc. Distributed input/output system
US4764868A (en) * 1984-06-04 1988-08-16 General Electric Co. Distributed input/output system
CA1260233A (en) * 1985-01-29 1989-09-26 Shigeo Yoshida Glazed cement product and method for manufacturing thereof
US5548744A (en) * 1985-05-20 1996-08-20 Hitachi, Ltd. Memory circuit and method for setting an operation mode
US4835733A (en) * 1985-09-30 1989-05-30 Sgs-Thomson Microelectronics, Inc. Programmable access memory
US4847812A (en) * 1986-09-18 1989-07-11 Advanced Micro Devices FIFO memory device including circuit for generating flag signals
DE3711812A1 (de) * 1987-04-08 1988-10-27 Bosch Gmbh Robert Variable parallelschnittstelle, insbesondere fuer einen schrauber
US4875196A (en) * 1987-09-08 1989-10-17 Sharp Microelectronic Technology, Inc. Method of operating data buffer apparatus
FR2636448B1 (fr) * 1988-09-15 1994-07-22 Finger Ulrich Dispositif d'acquisition de donnees pour processeur
FR2674648B1 (fr) * 1991-03-29 1993-05-28 Majos Jacques Circuit de gestion de nombres d'acces a des ressources logiques.
WO1997003444A1 (en) * 1995-07-10 1997-01-30 Xilinx, Inc. System comprising field programmable gate array and intelligent memory
US6799290B1 (en) 2000-02-25 2004-09-28 Infineon Technologies North America Corp Data path calibration and testing mode using a data bus for semiconductor memories

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3302185A (en) * 1964-01-20 1967-01-31 Jr Andrew P Cox Flexible logic circuits for buffer memory
US3614751A (en) * 1968-09-20 1971-10-19 Hitachi Ltd Memory circuit
US3601809A (en) * 1968-11-04 1971-08-24 Univ Pennsylvania Addressable list memory systems
CH515557A (it) * 1969-06-21 1971-11-15 Olivetti & Co Spa Calcolatore elettronico
US3643236A (en) * 1969-12-19 1972-02-15 Ibm Storage having a plurality of simultaneously accessible locations
NL7007615A (de) * 1970-05-27 1971-11-30
US3665426A (en) * 1970-10-07 1972-05-23 Singer Co Alterable read only memory organization
US3676861A (en) * 1970-12-30 1972-07-11 Honeywell Inf Systems Multiple mask registers for servicing interrupts in a multiprocessor system
US3689897A (en) * 1971-01-13 1972-09-05 Burroughs Corp Switching maxtrix control circuit for handling requests on a first-come first-serve priority basis
US3748652A (en) * 1972-04-10 1973-07-24 Litton Systems Inc Display buffer
US3787817A (en) * 1972-06-21 1974-01-22 Us Navy Memory and logic module

Also Published As

Publication number Publication date
JPS51130130A (en) 1976-11-12
US4096565A (en) 1978-06-20
SE7602905L (sv) 1976-10-22
DE2517565B2 (de) 1978-03-09
BE840958A (fr) 1976-10-21
SE418780B (sv) 1981-06-22
AT371607B (de) 1983-07-11
AU498781B2 (en) 1979-03-22
FR2309011A1 (fr) 1976-11-19
NL7604151A (nl) 1976-10-25
ZA761805B (en) 1977-03-30
FR2309011B1 (de) 1981-05-29
IT1059165B (it) 1982-05-31
AU1240876A (en) 1977-09-29
DE2517565A1 (de) 1976-11-04
ATA143776A (de) 1982-11-15
GB1542134A (en) 1979-03-14
DE2517565C3 (de) 1978-10-26

Similar Documents

Publication Publication Date Title
FR2309011B1 (de)
FR2298056B3 (de)
FR2303434B3 (de)
FR2308983B1 (de)
JPS558207Y2 (de)
JPS51136432U (de)
JPS5281219U (de)
JPS51148925U (de)
JPS51137924U (de)
CH613776A5 (de)
CH601206A5 (de)
BG23058A1 (de)
BG23097A1 (de)
BG23425A1 (de)
CH1426175A4 (de)
CH336076A4 (de)
CH577663A5 (de)
CH579998A5 (de)
CH586389A5 (de)
CH586771A5 (de)
BG22652A1 (de)
BG22629A1 (de)
CH590087A5 (de)
BG22250A1 (de)
CH602036A5 (de)

Legal Events

Date Code Title Description
PL Patent ceased