CH571294A5 - - Google Patents

Info

Publication number
CH571294A5
CH571294A5 CH696274A CH696274A CH571294A5 CH 571294 A5 CH571294 A5 CH 571294A5 CH 696274 A CH696274 A CH 696274A CH 696274 A CH696274 A CH 696274A CH 571294 A5 CH571294 A5 CH 571294A5
Authority
CH
Switzerland
Application number
CH696274A
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of CH571294A5 publication Critical patent/CH571294A5/xx

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0062—Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronizing For Television (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
CH696274A 1973-06-20 1974-05-21 CH571294A5 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2331601A DE2331601C2 (de) 1973-06-20 1973-06-20 Schaltungsanordnung zur phasenregelung eines Taktsignals

Publications (1)

Publication Number Publication Date
CH571294A5 true CH571294A5 (fr) 1975-12-31

Family

ID=5884648

Family Applications (1)

Application Number Title Priority Date Filing Date
CH696274A CH571294A5 (fr) 1973-06-20 1974-05-21

Country Status (13)

Country Link
US (1) US4012591A (fr)
AT (1) AT338878B (fr)
BE (1) BE816630A (fr)
CH (1) CH571294A5 (fr)
DE (1) DE2331601C2 (fr)
DK (1) DK144549C (fr)
FI (1) FI58240C (fr)
FR (1) FR2234723B1 (fr)
GB (1) GB1457309A (fr)
IT (1) IT1014932B (fr)
NL (1) NL7408148A (fr)
NO (1) NO138790C (fr)
SE (1) SE388332B (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4191998A (en) * 1978-03-29 1980-03-04 Honeywell Inc. Variable symmetry multiphase clock generator
DE3029249C2 (de) * 1980-08-01 1984-11-15 ANT Nachrichtentechnik GmbH, 7150 Backnang Verfahren zur Synchronisation eines gestörten Empfangssignals mit dem zugehörigen Sendesignal sowie Schaltungsanordnung zur Durchführung dieses Verfahrens
GB8414517D0 (en) * 1984-06-07 1984-07-11 British Telecomm Signal timing circuits
JP3403849B2 (ja) * 1995-03-17 2003-05-06 富士通株式会社 多重無線装置の受信部に設けられるクロック位相検出回路及びクロック再生回路
US10187017B2 (en) * 2017-01-07 2019-01-22 Maxlinear, Inc. Clocking scheme in nonlinear systems for distortion improvement

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL294442A (fr) * 1963-06-21
US3388330A (en) * 1965-03-19 1968-06-11 Bell Telephone Labor Inc Partial response multilevel data system
US3560855A (en) * 1968-06-07 1971-02-02 Bell Telephone Labor Inc Automatic equalizer utilizing error control information
JPS4840649B1 (fr) * 1969-09-12 1973-12-01
US3585298A (en) * 1969-12-30 1971-06-15 Ibm Timing recovery circuit with two speed phase correction
US3633115A (en) * 1970-04-22 1972-01-04 Itt Digital voltage controlled oscillator producing an output clock which follows the phase variation of an input clock

Also Published As

Publication number Publication date
US4012591A (en) 1977-03-15
DE2331601B1 (de) 1975-01-16
SE7407750L (fr) 1974-12-23
NO138790C (no) 1978-11-08
DK328974A (fr) 1975-03-17
NO742227L (fr) 1975-01-13
GB1457309A (en) 1976-12-01
NO138790B (no) 1978-07-31
DK144549B (da) 1982-03-22
FR2234723A1 (fr) 1975-01-17
DK144549C (da) 1982-09-06
BE816630A (fr) 1974-12-20
DE2331601C2 (de) 1975-08-21
FI58240B (fi) 1980-08-29
ATA379374A (de) 1977-01-15
FR2234723B1 (fr) 1978-04-21
IT1014932B (it) 1977-04-30
FI158374A (fr) 1974-12-21
SE388332B (sv) 1976-09-27
AT338878B (de) 1977-09-26
FI58240C (fi) 1980-12-10
NL7408148A (fr) 1974-12-24

Similar Documents

Publication Publication Date Title
AU476761B2 (fr)
AU474593B2 (fr)
AU474511B2 (fr)
AU474838B2 (fr)
AU471343B2 (fr)
AU465453B2 (fr)
AU450229B2 (fr)
AU476714B2 (fr)
FR2234723B1 (fr)
AU466283B2 (fr)
AU472848B2 (fr)
AU476696B2 (fr)
AU477823B2 (fr)
AU477824B2 (fr)
AU447540B2 (fr)
AU471461B2 (fr)
AU476873B1 (fr)
AU1891376A (fr)
AU479404A (fr)
AU480675A (fr)
AU479521A (fr)
AU479539A (fr)
AU479504A (fr)
AU479496A (fr)
AU479458A (fr)

Legal Events

Date Code Title Description
PL Patent ceased