CH545561A - - Google Patents

Info

Publication number
CH545561A
CH545561A CH1166772A CH545561DA CH545561A CH 545561 A CH545561 A CH 545561A CH 1166772 A CH1166772 A CH 1166772A CH 545561D A CH545561D A CH 545561DA CH 545561 A CH545561 A CH 545561A
Authority
CH
Switzerland
Application number
CH1166772A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of CH545561A publication Critical patent/CH545561A/xx

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/062Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CH1166772A 1971-09-16 1972-08-07 CH545561A (xx)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19712146392 DE2146392C3 (de) 1971-09-16 1971-09-16 Verfahren zur Synchronisierung in Datennetzen mit Konzentratoreinrichtungen

Publications (1)

Publication Number Publication Date
CH545561A true CH545561A (xx) 1974-01-31

Family

ID=5819790

Family Applications (1)

Application Number Title Priority Date Filing Date
CH1166772A CH545561A (xx) 1971-09-16 1972-08-07

Country Status (7)

Country Link
BE (1) BE788893A (xx)
CH (1) CH545561A (xx)
DE (1) DE2146392C3 (xx)
FR (1) FR2153052B1 (xx)
IT (1) IT967365B (xx)
LU (1) LU66076A1 (xx)
NL (1) NL7212482A (xx)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2557339C2 (de) * 1975-12-19 1982-12-16 TE KA DE Felten & Guilleaume Fernmeldeanlagen GmbH, 8500 Nürnberg Schaltungsanordnung zum Umsetzen eines anisochronen binären Eingangssignales in ein isochrones binäres Ausgangssignal
DE3410188C2 (de) * 1984-03-20 1986-10-23 Philips Patentverwaltung Gmbh, 2000 Hamburg Verfahren und Schaltungsanordnung zur Taktkorrektur in einer digitalen Datenübertragungseinrichtung
FR2579047B1 (fr) * 1985-03-15 1992-04-30 Cochennec Jean Yves Procede de synchronisation par rattrapage de frequence et dispositif de mise en oeuvre du procede

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3093815A (en) * 1960-05-31 1963-06-11 Bell Telephone Labor Inc Pulse repeating system

Also Published As

Publication number Publication date
LU66076A1 (xx) 1973-03-19
BE788893A (fr) 1973-03-15
FR2153052A1 (xx) 1973-04-27
FR2153052B1 (xx) 1977-07-22
NL7212482A (xx) 1973-03-20
IT967365B (it) 1974-02-28
DE2146392A1 (de) 1973-03-22
DE2146392B2 (de) 1977-11-03
DE2146392C3 (de) 1978-06-29

Similar Documents

Publication Publication Date Title
AR196074A1 (xx)
FR2153052B1 (xx)
AU2658571A (xx)
AU2691671A (xx)
AU2564071A (xx)
AU2684071A (xx)
AU2485671A (xx)
AU2742671A (xx)
AU2894671A (xx)
AU2941471A (xx)
AU2952271A (xx)
AU3005371A (xx)
AU2724971A (xx)
AU2755871A (xx)
AU2726271A (xx)
AU2486471A (xx)
AU2963771A (xx)
AU2503871A (xx)
AU2577671A (xx)
AU2940971A (xx)
AU2938071A (xx)
AU2930871A (xx)
AU2927871A (xx)
AU2907471A (xx)
AU2588771A (xx)

Legal Events

Date Code Title Description
PL Patent ceased