CH520983A - Mémoire - Google Patents

Mémoire

Info

Publication number
CH520983A
CH520983A CH1414669A CH1414669A CH520983A CH 520983 A CH520983 A CH 520983A CH 1414669 A CH1414669 A CH 1414669A CH 1414669 A CH1414669 A CH 1414669A CH 520983 A CH520983 A CH 520983A
Authority
CH
Switzerland
Prior art keywords
memory
Prior art date
Application number
CH1414669A
Other languages
English (en)
Inventor
Louis Sauvan Jacques
Original Assignee
Louis Sauvan Jacques
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Louis Sauvan Jacques filed Critical Louis Sauvan Jacques
Publication of CH520983A publication Critical patent/CH520983A/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/10—Geometric CAD
    • G06F30/18—Network design, e.g. design based on topological or interconnect aspects of utility systems, piping, heating ventilation air conditioning [HVAC] or cabling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2111/00—Details relating to CAD techniques
    • G06F2111/02—CAD in a network environment, e.g. collaborative CAD or distributed simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2111/00—Details relating to CAD techniques
    • G06F2111/10—Numerical modelling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Evolutionary Computation (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Semiconductor Memories (AREA)
  • Memory System (AREA)
  • Measuring Or Testing Involving Enzymes Or Micro-Organisms (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
CH1414669A 1968-09-19 1969-09-18 Mémoire CH520983A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR166845 1968-09-19

Publications (1)

Publication Number Publication Date
CH520983A true CH520983A (fr) 1972-03-31

Family

ID=8654744

Family Applications (1)

Application Number Title Priority Date Filing Date
CH1414669A CH520983A (fr) 1968-09-19 1969-09-18 Mémoire

Country Status (9)

Country Link
US (1) US3651495A (fr)
JP (1) JPS4936140B1 (fr)
BE (1) BE739023A (fr)
CH (1) CH520983A (fr)
DE (1) DE1947461A1 (fr)
FR (1) FR1586706A (fr)
GB (1) GB1284422A (fr)
IL (1) IL33007A (fr)
NL (1) NL6914210A (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5437276B2 (fr) * 1971-12-30 1979-11-14
US4210962A (en) * 1978-06-30 1980-07-01 Systems Control, Inc. Processor for dynamic programming
US4370732A (en) * 1980-09-15 1983-01-25 Ibm Corporation Skewed matrix address generator
GB2163883B (en) * 1984-08-29 1989-02-01 British Aerospace Data processing arrangement
FR2583539B1 (fr) * 1984-12-31 1991-05-24 Lehmann Jean Philippe Procede de construction de dispositifs d'activation simultanee de trains de commandes et applications aux memoires.
US5157595A (en) * 1985-07-19 1992-10-20 El Paso Technologies, Company Distributed logic control system and method
US4987604A (en) * 1989-06-02 1991-01-22 Delco Electronics Corporation Second opinion method of pattern recognition error reduction

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3292159A (en) * 1963-12-10 1966-12-13 Bunker Ramo Content addressable memory

Also Published As

Publication number Publication date
BE739023A (fr) 1970-03-02
JPS4936140B1 (fr) 1974-09-27
FR1586706A (fr) 1970-02-27
US3651495A (en) 1972-03-21
GB1284422A (en) 1972-08-09
DE1947461A1 (de) 1970-03-26
NL6914210A (fr) 1970-03-23
IL33007A0 (en) 1969-11-30
IL33007A (en) 1972-01-27

Similar Documents

Publication Publication Date Title
NL175766C (nl) Geintegreerde geheugencel.
CH506160A (de) Speicheranordnung
CH503484A (fr) Matelas
FR1497338A (fr) Mémoire
AT293116B (de) Lagereinheit
CH499170A (de) Assoziativspeicher
CH500555A (de) Assoziativspeicher
CH527432A (de) Helogrammspeicher
CH520983A (fr) Mémoire
NL161911C (nl) Associatief geheugen.
BE772236Q (fr) Accumulateur
IT991502B (it) Dispositivo di memoria
FR1501433A (fr) Mémoire cryoélectrique
FR1455257A (fr) Mémoire
AT293801B (de) Lageranordnung
CH511704A (fr) Dispositivo costipatore di rifiuti
AT289562B (de) Skibob
NL145080B (nl) Platengeheugen.
SE403328B (sv) Minnesanordning
FR1485074A (fr) Mémoire magnétique
AT281961B (de) Schultzchalter
SE386299B (sv) Integrerat kondensatorminne
NL157732B (nl) Magnetische geheugeninrichting.
FR1504961A (fr) Mémoire
FR1494490A (fr) Mémoire permanente

Legal Events

Date Code Title Description
PL Patent ceased