CA2978173C - Emetteur et son procede de raccourcissement - Google Patents

Emetteur et son procede de raccourcissement Download PDF

Info

Publication number
CA2978173C
CA2978173C CA2978173A CA2978173A CA2978173C CA 2978173 C CA2978173 C CA 2978173C CA 2978173 A CA2978173 A CA 2978173A CA 2978173 A CA2978173 A CA 2978173A CA 2978173 C CA2978173 C CA 2978173C
Authority
CA
Canada
Prior art keywords
bits
ldpc
bit
zero
parity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CA2978173A
Other languages
English (en)
Other versions
CA2978173A1 (fr
Inventor
Kyung-Joong Kim
Se-Ho Myung
Hong-Sil Jeong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to CA3206325A priority Critical patent/CA3206325A1/fr
Priority claimed from PCT/KR2016/002074 external-priority patent/WO2016140504A1/fr
Publication of CA2978173A1 publication Critical patent/CA2978173A1/fr
Application granted granted Critical
Publication of CA2978173C publication Critical patent/CA2978173C/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/155—Shortening or extension of codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/611—Specific encoding aspects, e.g. encoding by means of decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1191—Codes on graphs other than LDPC codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/253—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with concatenated codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/618—Shortening and extension of codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • H04L1/0063—Single parity check

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)

Abstract

La présente invention se rapporte à un émetteur. L'émetteur comprend : un codeur externe configuré pour coder des bits d'entrée pour générer des bits à codage externe comprenant les bits d'entrée et des bits de parité ; un dispositif de remplissage de zéro configuré de manière à constituer des bits d'information à contrôle de parité et faible densité (LDPC) comprenant les bits à codage externe et des bits de zéro ; et un codeur LDPC configuré pour coder les bits d'information LDPC, lesquels bits d'information LDPC sont divisés en une pluralité de groupes de bits, et lequel dispositif de remplissage de zéro remplit les bits de zéro dans au moins certains groupes de la pluralité de groupes de bits, chacun d'entre eux étant constitué d'un même nombre de bits, pour constituer les bits d'information LDPC sur la base d'un schéma de raccourcissement prédéterminé qui est caractérisé en ce que lesdites certains groupes de la pluralité de groupes de bits ne sont pas disposés de manière séquentielle dans les bits d'information LDPC.
CA2978173A 2015-03-02 2016-03-02 Emetteur et son procede de raccourcissement Active CA2978173C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA3206325A CA3206325A1 (fr) 2015-03-02 2016-03-02 Emetteur et son procede de raccourcissement

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562126999P 2015-03-02 2015-03-02
US62/126,999 2015-03-02
KR10-2015-0137181 2015-09-27
KR1020150137181A KR101800424B1 (ko) 2015-03-02 2015-09-27 송신 장치 및 그의 쇼트닝 방법
PCT/KR2016/002074 WO2016140504A1 (fr) 2015-03-02 2016-03-02 Émetteur et son procédé de raccourcissement

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CA3206325A Division CA3206325A1 (fr) 2015-03-02 2016-03-02 Emetteur et son procede de raccourcissement

Publications (2)

Publication Number Publication Date
CA2978173A1 CA2978173A1 (fr) 2016-09-09
CA2978173C true CA2978173C (fr) 2023-09-19

Family

ID=56950307

Family Applications (1)

Application Number Title Priority Date Filing Date
CA2978173A Active CA2978173C (fr) 2015-03-02 2016-03-02 Emetteur et son procede de raccourcissement

Country Status (4)

Country Link
KR (5) KR101800424B1 (fr)
CN (1) CN107534521B (fr)
CA (1) CA2978173C (fr)
MX (2) MX367837B (fr)

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1531261A (zh) * 2003-03-14 2004-09-22 北京泰美世纪科技有限公司 一种数字交互式多媒体网络系统和利用该系统的数据传输方法
US7334181B2 (en) * 2003-09-04 2008-02-19 The Directv Group, Inc. Method and system for providing short block length low density parity check (LDPC) codes
CN100364237C (zh) * 2004-02-09 2008-01-23 清华大学 非规则低密度奇偶校验码的系统码设计方法及其通信系统
WO2008034292A1 (fr) * 2006-09-18 2008-03-27 Ming Yang Structure de trame efficace pour télécommunications numériques par satellite
CN101325474B (zh) * 2007-06-12 2012-05-09 中兴通讯股份有限公司 Ldpc码的混合自动请求重传的信道编码及调制映射方法
JP5648440B2 (ja) * 2010-11-22 2015-01-07 ソニー株式会社 データ処理装置、及び、データ処理方法
KR101611169B1 (ko) * 2011-01-18 2016-04-11 삼성전자주식회사 통신/방송 시스템에서 데이터 송수신 장치 및 방법
US8873672B2 (en) 2012-03-21 2014-10-28 Broadcom Corporation Concatenated coding scheme for burst noise and AWGN for multi-channel applications

Also Published As

Publication number Publication date
MX367837B (es) 2019-09-09
KR101898715B1 (ko) 2018-09-13
KR102227493B1 (ko) 2021-03-12
KR20170129665A (ko) 2017-11-27
KR20190041991A (ko) 2019-04-23
MX2019010683A (es) 2019-10-24
MX2017011149A (es) 2017-11-28
KR20200057686A (ko) 2020-05-26
KR101800424B1 (ko) 2017-11-23
CN107534521A (zh) 2018-01-02
CA2978173A1 (fr) 2016-09-09
KR102114470B1 (ko) 2020-05-22
CN107534521B (zh) 2020-11-10
KR101970749B1 (ko) 2019-04-22
KR20160106470A (ko) 2016-09-12
KR20180103796A (ko) 2018-09-19

Similar Documents

Publication Publication Date Title
CA3128609C (fr) Emetteur, et procede de generation de parite supplementaire correspondant
US12095476B2 (en) Transmitter and parity permutation method thereof
CA2976628C (fr) Emetteur et procede de permutation de parite associe
US12074613B2 (en) Transmitter and shortening method thereof
CA2977214C (fr) Emetteur et son procede de raccourcissement
CA2977325C (fr) Emetteur et son procede de raccourcissement
CA2975992C (fr) Emetteur et procede pour generer une parite additionnelle pour celui-ci
CA2977043A1 (fr) Emetteur et procede pour generer une parite additionnelle pour celui-ci
CA2975991C (fr) Emetteur et procede de repetition associe
CA2978209A1 (fr) Emetteur et procede de generation de parite supplementaire de celui-ci
CA2977948C (fr) Emetteur et procede de permutation de parite de celui-ci
CA3203980A1 (fr) Appareil de transmission de signal d'emission de television et methode de transmission
CA2978212A1 (fr) Appareil de transmission et methode de transmission connexe
CA2978173C (fr) Emetteur et son procede de raccourcissement
CA2978211A1 (fr) Appareil de transmission de signal d'emission de television et methode de transmission
CA2978535A1 (fr) Emetteur et procede de permutation de parite associe

Legal Events

Date Code Title Description
EEER Examination request

Effective date: 20210224

EEER Examination request

Effective date: 20210224

EEER Examination request

Effective date: 20210224

EEER Examination request

Effective date: 20210224

EEER Examination request

Effective date: 20210224

EEER Examination request

Effective date: 20210224

EEER Examination request

Effective date: 20210224