CA2538959A1 - Diviseur numerique de signal d'horloge fractionne - Google Patents

Diviseur numerique de signal d'horloge fractionne Download PDF

Info

Publication number
CA2538959A1
CA2538959A1 CA 2538959 CA2538959A CA2538959A1 CA 2538959 A1 CA2538959 A1 CA 2538959A1 CA 2538959 CA2538959 CA 2538959 CA 2538959 A CA2538959 A CA 2538959A CA 2538959 A1 CA2538959 A1 CA 2538959A1
Authority
CA
Canada
Prior art keywords
frequency
clock
divider
phase
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA 2538959
Other languages
English (en)
Inventor
Mohamed Samy Hosny
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SILICONPRO Inc
Original Assignee
SILICONPRO INC.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SILICONPRO INC. filed Critical SILICONPRO INC.
Priority to CA 2538959 priority Critical patent/CA2538959A1/fr
Publication of CA2538959A1 publication Critical patent/CA2538959A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H03K23/502—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits with a base or a radix other than a power of two
    • H03K23/507—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits with a base or a radix other than a power of two with a base which is a non-integer

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
CA 2538959 2006-03-10 2006-03-10 Diviseur numerique de signal d'horloge fractionne Abandoned CA2538959A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2538959 CA2538959A1 (fr) 2006-03-10 2006-03-10 Diviseur numerique de signal d'horloge fractionne

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA 2538959 CA2538959A1 (fr) 2006-03-10 2006-03-10 Diviseur numerique de signal d'horloge fractionne

Publications (1)

Publication Number Publication Date
CA2538959A1 true CA2538959A1 (fr) 2007-09-10

Family

ID=38481145

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2538959 Abandoned CA2538959A1 (fr) 2006-03-10 2006-03-10 Diviseur numerique de signal d'horloge fractionne

Country Status (1)

Country Link
CA (1) CA2538959A1 (fr)

Similar Documents

Publication Publication Date Title
US5537068A (en) Differential delay line clock generator
US4975931A (en) High speed programmable divider
US6542013B1 (en) Fractional divisors for multiple-phase PLL systems
US5365119A (en) Circuit arrangement
US7075351B2 (en) Method and apparatus for generating a multiphase clock
US8471607B1 (en) High-speed frequency divider architecture
CN110830041B (zh) 占空比50%的连续整数分频器及包括其的锁相环电路
JP5097573B2 (ja) 分周回路
US6940937B2 (en) Scalable high-speed precision frequency and phase synthesis
US7372340B2 (en) Precision frequency and phase synthesis with fewer voltage-controlled oscillator stages
US20140197867A1 (en) Circuits and Methods for Using a Flying-Adder Synthesizer as a Fractional Frequency Divider
WO2007019339A2 (fr) Systeme de recuperation d'horloge et de donnees
US6549045B1 (en) Circuit for providing clock signals with low skew
JPS62230118A (ja) デジタル位相同期ル−プ回路
US8791729B2 (en) Multi-phase frequency divider having one or more delay latches
US6798266B1 (en) Universal clock generator using delay lock loop
US20020174374A1 (en) High speed phase selector
JP4560039B2 (ja) 直交クロック分周器
US7813466B2 (en) Jitter-free divider
US6535989B1 (en) Input clock delayed by a plurality of elements that are connected to logic circuitry to produce a clock frequency having a rational multiple less than one
US6956922B2 (en) Generating non-integer clock division
JP2007053685A (ja) 半導体集積回路装置
US7378885B1 (en) Multiphase divider for P-PLL based serial link receivers
US11632119B1 (en) Programmable fractional ripple divider
US6667638B1 (en) Apparatus and method for a frequency divider with an asynchronous slip

Legal Events

Date Code Title Description
FZDE Dead