CA2471893A1 - Systeme universel de synchronisation heterodyne - Google Patents

Systeme universel de synchronisation heterodyne Download PDF

Info

Publication number
CA2471893A1
CA2471893A1 CA002471893A CA2471893A CA2471893A1 CA 2471893 A1 CA2471893 A1 CA 2471893A1 CA 002471893 A CA002471893 A CA 002471893A CA 2471893 A CA2471893 A CA 2471893A CA 2471893 A1 CA2471893 A1 CA 2471893A1
Authority
CA
Canada
Prior art keywords
clock
phase
clocks
output
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002471893A
Other languages
English (en)
Inventor
John W. Bogdan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CA002471893A priority Critical patent/CA2471893A1/fr
Priority to PCT/CA2005/000995 priority patent/WO2006000095A1/fr
Publication of CA2471893A1 publication Critical patent/CA2471893A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02—Digital function generators
    • G06F1/025—Digital function generators for functions having two-valued amplitude, e.g. Walsh functions
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
    • H03L7/235—Nested phase locked loops
CA002471893A 2004-06-28 2004-06-28 Systeme universel de synchronisation heterodyne Abandoned CA2471893A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CA002471893A CA2471893A1 (fr) 2004-06-28 2004-06-28 Systeme universel de synchronisation heterodyne
PCT/CA2005/000995 WO2006000095A1 (fr) 2004-06-28 2005-06-28 Systeme d'horloge universel d'heterodyne

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA002471893A CA2471893A1 (fr) 2004-06-28 2004-06-28 Systeme universel de synchronisation heterodyne

Publications (1)

Publication Number Publication Date
CA2471893A1 true CA2471893A1 (fr) 2005-12-28

Family

ID=35588976

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002471893A Abandoned CA2471893A1 (fr) 2004-06-28 2004-06-28 Systeme universel de synchronisation heterodyne

Country Status (2)

Country Link
CA (1) CA2471893A1 (fr)
WO (1) WO2006000095A1 (fr)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5485490A (en) * 1992-05-28 1996-01-16 Rambus, Inc. Method and circuitry for clock synchronization
US6504445B1 (en) * 2001-12-07 2003-01-07 Renaissance Electronics Corporation Surface mountable low IMD circulator/isolator with a locking cover and assembly method
CA2389969A1 (fr) * 2002-06-25 2003-12-25 John W. Bogdan Traitement de signal numerique de phase multi-echantillonnee

Also Published As

Publication number Publication date
WO2006000095A1 (fr) 2006-01-05

Similar Documents

Publication Publication Date Title
US10057047B2 (en) Phase synthesis techniques
CA2424702C (fr) Gestionnaire d'horloge numerique synchronise a sorties multiples
CN101151838B (zh) 用异步参考时钟进行的数据洁净化
US9794096B2 (en) Direct synchronization of synthesized clock
US20180254882A1 (en) Synthesizing Clock of OFDM Receiver
EP1987590B1 (fr) Signaux d'horloge à spectre étalé
US8798223B2 (en) Clock and data recovery unit without an external reference clock
US6049238A (en) Clock generator and clock generating method capable of varying clock frequency without increasing the number of delay elements
EP1878158A2 (fr) Synthetiseur de frequence numerique
US20150280956A1 (en) Direct Synthesis of Receiver Clock
US20030189464A1 (en) Spurious-free fractional-n frequency synthesizer with multi-phase network circuit
KR100195855B1 (ko) 소수배 시스템에 있어서 클록 동기 체계
KR20080083625A (ko) 위상 비교 회로 및 이를 이용한 ｐｌｌ주파수 합성기
GB2551264A (en) Method and apparatus for multi-rate clock generation
EP0670635B1 (fr) Oscillateur à boude de synchronisation de phase, circuit à moyenne glissante et circuit d'égalisation du rapport de division convenant pour une utilisation dans celui-ci
US7564283B1 (en) Automatic tap delay calibration for precise digital phase shift
US7233215B2 (en) Frequency modulation circuit
CA2471893A1 (fr) Systeme universel de synchronisation heterodyne
CA2510004A1 (fr) Synchroniseur d'horloge commande par logiciel
US20050212565A1 (en) Single-chip digital phase frequency synthesiser
KR20020031032A (ko) Ｐｌｌ 회로와 분주 방법
KR100670462B1 (ko) 분산 시간 발진기
KR100189773B1 (ko) 디지털 위상 동기 회로
CN1196608A (zh) 同步数字微波设备的数字处理锁相环
Bhambore et al. Dynamically reconfiguration of PLL using FPGA

Legal Events

Date Code Title Description
FZDE Dead