CA2445715A1 - Interleaving/deinterleaving device and method for communication system - Google Patents
Interleaving/deinterleaving device and method for communication system Download PDFInfo
- Publication number
- CA2445715A1 CA2445715A1 CA002445715A CA2445715A CA2445715A1 CA 2445715 A1 CA2445715 A1 CA 2445715A1 CA 002445715 A CA002445715 A CA 002445715A CA 2445715 A CA2445715 A CA 2445715A CA 2445715 A1 CA2445715 A1 CA 2445715A1
- Authority
- CA
- Canada
- Prior art keywords
- interleaving
- address
- communication system
- bro
- quotient
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Error Detection And Correction (AREA)
Abstract
A device for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 0 to N-1 and reading the stored bit symbols from the memory. The device comprises a look-up table for providing a first variable m and a second variable J satisfying the equation N=2m×J; and an address generator for generating a read address depending on the first and second variables m and J provided from the look-up table. The read address is determined by 2m(K mod J)+ BRO m(K/J), where K(0<=K<=(N-1)) denotes a reading sequence, BRO m(y) is the bit-reversed m-bit value of y and / is a function in which a quotient of K divided by J is obtained, the quotient being an integer.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR54131/1998 | 1998-12-10 | ||
KR1019980054131A KR100306282B1 (en) | 1998-12-10 | 1998-12-10 | Apparatus and for interleaving and deinterleaving frame date in communication system |
CA002315648A CA2315648A1 (en) | 1998-12-10 | 1999-12-10 | Interleaving / deinterleaving device and method for communication system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002315648A Division CA2315648A1 (en) | 1998-12-10 | 1999-12-10 | Interleaving / deinterleaving device and method for communication system |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2445715A1 true CA2445715A1 (en) | 2000-06-15 |
CA2445715C CA2445715C (en) | 2007-06-05 |
Family
ID=30001266
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002445715A Expired - Lifetime CA2445715C (en) | 1998-12-10 | 1999-12-10 | Interleaving/deinterleaving device and method for communication system |
Country Status (1)
Country | Link |
---|---|
CA (1) | CA2445715C (en) |
-
1999
- 1999-12-10 CA CA002445715A patent/CA2445715C/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CA2445715C (en) | 2007-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
RU2000116891A (en) | DEVICE AND METHOD OF MOVEMENT / REVERSE MOVEMENT FOR COMMUNICATION SYSTEM | |
JP4383672B2 (en) | Turbo code interleaver for 3rd generation code division multiple access | |
BR9907083A (en) | Deinterleaving / deinterleaving device and method for communication system | |
KR970702520A (en) | Circuit arrangement comprising a permutation unit and method of processing a batch of items | |
AU2003202155B2 (en) | Interleaving apparatus and method for a communication system | |
KR920019105A (en) | Device for encoding and decoding variable length data | |
WO2002019537A1 (en) | Interleaving apparatus | |
JP2010093832A (en) | Block interleaving for turbo coding | |
JP2004080802A5 (en) | ||
CA2139972A1 (en) | Data converting device | |
TW370752B (en) | Multi-carrier transmission interleaving device and method | |
EP1411643B1 (en) | A method and apparatus for generating an interleaved address | |
CA2337008A1 (en) | De-interleaving circuit using one superframe memory storage | |
AU682438B2 (en) | Shaped digital noise signal generator and method | |
CA2445715A1 (en) | Interleaving/deinterleaving device and method for communication system | |
US20040255217A1 (en) | Low power operation of an address interleaver | |
KR100499467B1 (en) | Block interleaving method, and apparatus for the same | |
JPH10303854A (en) | De-interleave device | |
JP3394781B2 (en) | Method and apparatus for generating a transform | |
US7586993B2 (en) | Interleaver memory selectably receiving PN or counter chain read address | |
CN100466479C (en) | Block interleaving for turbo coding. | |
Nakamura | Cyclic torsion of elliptic curves | |
JPH10224228A (en) | Decoding device | |
JPH0614243B2 (en) | Data signaling equipment | |
KR940010572A (en) | Digital communication method and device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKEX | Expiry |
Effective date: 20191210 |