CA2346200A1 - Matrices de commutation spatiales et temporelles a alignement automatique, souples - Google Patents

Matrices de commutation spatiales et temporelles a alignement automatique, souples Download PDF

Info

Publication number
CA2346200A1
CA2346200A1 CA 2346200 CA2346200A CA2346200A1 CA 2346200 A1 CA2346200 A1 CA 2346200A1 CA 2346200 CA2346200 CA 2346200 CA 2346200 A CA2346200 A CA 2346200A CA 2346200 A1 CA2346200 A1 CA 2346200A1
Authority
CA
Canada
Prior art keywords
data
ingress
ports
egress
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA 2346200
Other languages
English (en)
Inventor
Winston Mok
Jeffrey Scott Roe
Carl Dietz Mccrosky
Kenneth Evert Sailor
Andrew Milton Hughes
Douglas Konkin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microsemi Storage Solutions Ltd
Original Assignee
PMC Sierra Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PMC Sierra Ltd filed Critical PMC Sierra Ltd
Priority to CA 2346200 priority Critical patent/CA2346200A1/fr
Publication of CA2346200A1 publication Critical patent/CA2346200A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/06—Time-space-time switching

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
CA 2346200 2000-05-05 2001-05-02 Matrices de commutation spatiales et temporelles a alignement automatique, souples Abandoned CA2346200A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2346200 CA2346200A1 (fr) 2000-05-05 2001-05-02 Matrices de commutation spatiales et temporelles a alignement automatique, souples

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CA2,307,898 2000-05-05
CA2307898 2000-05-05
CA 2346200 CA2346200A1 (fr) 2000-05-05 2001-05-02 Matrices de commutation spatiales et temporelles a alignement automatique, souples

Publications (1)

Publication Number Publication Date
CA2346200A1 true CA2346200A1 (fr) 2001-11-05

Family

ID=25681789

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2346200 Abandoned CA2346200A1 (fr) 2000-05-05 2001-05-02 Matrices de commutation spatiales et temporelles a alignement automatique, souples

Country Status (1)

Country Link
CA (1) CA2346200A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113132252A (zh) * 2019-12-30 2021-07-16 瞻博网络公司 用于内部交换结构中不等链路连接的喷射

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113132252A (zh) * 2019-12-30 2021-07-16 瞻博网络公司 用于内部交换结构中不等链路连接的喷射
CN113132252B (zh) * 2019-12-30 2024-05-31 瞻博网络公司 用于内部交换结构中不等链路连接的喷射

Similar Documents

Publication Publication Date Title
US6870831B2 (en) Flexible, self-aligning time and space switch fabrics
US6356550B1 (en) Flexible time division multiplexed bus using sonet formatting
US6101198A (en) Processor-based voice and data time slot interchange system
US7463626B2 (en) Phase and frequency drift and jitter compensation in a distributed telecommunications switch
US6628621B1 (en) Multichannel-capable bit error rate test system
US6646983B1 (en) Network switch which supports TDM, ATM, and variable length packet traffic and includes automatic fault/congestion correction
US5878039A (en) Bus rate adaptation and time slot assignment circuit for a sonet multiplex system
JP3442180B2 (ja) アド・ドロップ・マルチプレクス装置
US6870838B2 (en) Multistage digital cross connect with integral frame timing
US4804956A (en) Rearrangeable digital signal space division switching system
CN101919186A (zh) 用于可变速率复合比特流的电信复用器
EP1384357B1 (fr) Architectures pour systeme de commutation a etape unique
US6741615B1 (en) Methods and apparatuses for synchronizing data conversion of sonet framed data
EP1344355B1 (fr) Procedes et dispositifs servant a effectuer la commutation de donnees atm, tdm et de donnees de paquets par l'intermediaire d'un seul commutateur de communication
US6597214B1 (en) Methods and apparatuses for jitter protection in an integrated circuit receiving an external synchronization signal
US6636511B1 (en) Method of multicasting data through a communications switch
US6834049B1 (en) Layouts for an integrated circuit to perform time and space switching of SONET framed data
US6944190B1 (en) Methods and apparatuses for serial transfer of SONET framed data between components of a SONET system
US6633573B1 (en) Method and apparatus for generating massive interrupts in random access memory (RAM)
US7424036B1 (en) Efficient virtual concatenation datapath for SONET/SDH
US7039072B1 (en) Methods and apparatuses for time and space switching of SONET framed data
US7054310B1 (en) Methods and apparatuses for providing multiple services from any slot in a SONET system having multiple slots
US6804248B1 (en) Sonet system having multiple slots providing multiple services from any slot
CA2346200A1 (fr) Matrices de commutation spatiales et temporelles a alignement automatique, souples
US6785766B1 (en) Method and apparatus for servicing massive interrupts in random access memory (RAM)

Legal Events

Date Code Title Description
EEER Examination request
FZDE Dead