CA2267496C - Diviseur n-fractionne employant un modulateur delta-sigma - Google Patents
Diviseur n-fractionne employant un modulateur delta-sigma Download PDFInfo
- Publication number
- CA2267496C CA2267496C CA 2267496 CA2267496A CA2267496C CA 2267496 C CA2267496 C CA 2267496C CA 2267496 CA2267496 CA 2267496 CA 2267496 A CA2267496 A CA 2267496A CA 2267496 C CA2267496 C CA 2267496C
- Authority
- CA
- Canada
- Prior art keywords
- signal
- responding
- providing
- register
- filter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000007493 shaping process Methods 0.000 claims abstract description 37
- 230000000087 stabilizing effect Effects 0.000 claims description 13
- 238000013139 quantization Methods 0.000 abstract description 14
- 230000000737 periodic effect Effects 0.000 abstract description 2
- 230000003111 delayed effect Effects 0.000 description 4
- 230000010354 integration Effects 0.000 description 3
- 230000003595 spectral effect Effects 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000001934 delay Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3006—Compensating for, or preventing of, undesired influence of physical parameters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/302—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M7/3024—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M7/3026—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA 2267496 CA2267496C (fr) | 1998-03-31 | 1999-03-30 | Diviseur n-fractionne employant un modulateur delta-sigma |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA002233831A CA2233831A1 (fr) | 1998-03-31 | 1998-03-31 | Synthetiseur fractionnaire-n numerique sigma |
| CA2,233,831 | 1998-03-31 | ||
| CA 2267496 CA2267496C (fr) | 1998-03-31 | 1999-03-30 | Diviseur n-fractionne employant un modulateur delta-sigma |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2267496A1 CA2267496A1 (fr) | 1999-09-30 |
| CA2267496C true CA2267496C (fr) | 2003-03-11 |
Family
ID=25680119
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA 2267496 Expired - Fee Related CA2267496C (fr) | 1998-03-31 | 1999-03-30 | Diviseur n-fractionne employant un modulateur delta-sigma |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA2267496C (fr) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1914893A1 (fr) * | 2006-10-16 | 2008-04-23 | The Swatch Group Research and Development Ltd. | Synthétiseur de fréquence à large bande à suppression d'émissions parasites basses fréquences |
-
1999
- 1999-03-30 CA CA 2267496 patent/CA2267496C/fr not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CA2267496A1 (fr) | 1999-09-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6236703B1 (en) | Fractional-N divider using a delta-sigma modulator | |
| Temporiti et al. | A 700-khz bandwidth/spl sigma//spl delta/fractional synthesizer with spurs compensation and linearization techniques for wcdma applications | |
| Filiol et al. | An agile ISM band frequency synthesizer with built-in GMSK data modulation | |
| US7068110B2 (en) | Phase error cancellation | |
| US8278982B2 (en) | Low noise fractional divider using a multiphase oscillator | |
| KR100346839B1 (ko) | 시그마-델타 변조기를 이용한 분수-ｎ 주파수 합성 장치및 그 방법 | |
| US7279990B2 (en) | Sigma-delta modulator for PLL circuits | |
| US6570452B2 (en) | Fractional-N type frequency synthesizer | |
| EP1245081B1 (fr) | Modulateur de sigma delta destine a la synthese de frequences n-fractionnelles | |
| US7024171B2 (en) | Fractional-N frequency synthesizer with cascaded sigma-delta converters | |
| JP4900753B2 (ja) | 周波数シンセサイザおよび低雑音周波数合成方法 | |
| KR100801034B1 (ko) | 지연된 클럭 신호들을 이용하여 시그마-델타 변조시노이즈을 줄이는 방법과 이를 이용한 프랙셔널 분주 방식의위상고정루프 | |
| JPH06244721A (ja) | 周波数合成におけるスプリアス低減装置および方法 | |
| CA2003428C (fr) | Synthetiseur de frequences | |
| WO2005096502A1 (fr) | Modulateurs delta sigma a plusieurs etages | |
| EP1297619B1 (fr) | Detection de phases numeriques exemptes de zone morte lineaire | |
| Riley et al. | A hybrid/spl Delta//spl Sigma/fractional-N frequency synthesizer | |
| CA2267496C (fr) | Diviseur n-fractionne employant un modulateur delta-sigma | |
| CA2370254A1 (fr) | Ameliorations apportees a des synthetiseurs de frequence | |
| Zarkeshvari et al. | PLL-based fractional-N frequency synthesizers | |
| Lee et al. | A fractional-N frequency synthesizer with a 3-bit 4 th order Σ-Δ modulator | |
| JP4445415B2 (ja) | 周波数変調装置 | |
| Neurauter et al. | GSM 900/DCS 1800 fractional-N frequency synthesizer with very fast settling time | |
| CN117997336A (zh) | 一种锁相环及信号延迟处理方法 | |
| Soldner | Design of a Delta-sigma fractional-N PLL frequency synthesizer at 1.43 GHz |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |