CA2229335A1 - Network element and input/output device for a synchronous transmission system - Google Patents
Network element and input/output device for a synchronous transmission system Download PDFInfo
- Publication number
- CA2229335A1 CA2229335A1 CA 2229335 CA2229335A CA2229335A1 CA 2229335 A1 CA2229335 A1 CA 2229335A1 CA 2229335 CA2229335 CA 2229335 CA 2229335 A CA2229335 A CA 2229335A CA 2229335 A1 CA2229335 A1 CA 2229335A1
- Authority
- CA
- Canada
- Prior art keywords
- data
- processor
- signal
- memory means
- transmission system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1605—Fixed allocated frame structures
- H04J3/1611—Synchronous digital hierarchy [SDH] or SONET
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
The invention concerns a network element and an input-output unit (1) for a synchronous transmission system according to the standard for Synchronous Digital Hierarchy. The input-output unit (1) contains a signal processing device (2) that has a reception data memory (5), a transmission data memory (7), a control unit (6) and a processor (3). The processor (3) is a digital signal processor which essentially carries out the processing of a STM-N
signal.
signal.
Description
CA 0222933~ 1998-03-09 NETWORK ELEMENT AND INPUT/OUTPUT DEVICE FOR A
SYNCHRONOUS TRANSMISSION SYSTEM
The invention relates to a synchronous transmission system according to the preamble of claim 1. The invention also relates to a network element according to the preamble of claim 6 and to an input/output device according to the preamble of claim 7.
A synchronous transmission system is, for example, a transmission system for the Synchronous Digital Hierarchy (SDH
system). In a SDH system, the signals to be transmitted are combined according to a predetermined pattern and structured in the form of frames. Such a frame is referred to as a synchronous transport moclule STM-N as described, for example, in the ITU-T
recommendation "Recommendation G.707 (Draft) (11/95)", e.g. in Chapter 7 "Multiplexing Method." In the frame, there is defined a section for c-ontrol data, i.e. for "Section Overhead SDH" and "AU-n pointer", and a section for message data, i.e. for a "Payload."
The SDH system is built up from a number of network nodes which are connected to each other via physical transmission media (e.g., optical fibers, coaxial cables). The network nodes usually consist of groups of individual network elements (e.g., add/drop multiplexers, cross-connects) which are set up to perform various specified functions. The CCITT recommendation "Recommendation G.783", Chapt:er 2 "Transport Terminal Functions", defines the network elements in accordance with basic functions which include, among others, interface functions, monitoring functions and interconnect functions. An interface device provides the interface function for interfacing with the physical transmission medium. In the receive direction, an interface device (SPI, SDH
Physical Interface) is capable of recovering the timing signal from the receive signal and recognizing a signal loss (LOS, Loss of Signal), t:hereby providing the signals LOS, DATA and TIMING
(see G.783, E~ig. 2.2). In the transmit direction, the interface CA 0222933~ 1998-03-09 device is capable of transmitting, among others, a signal using the system timing signal.
The interface devices are generally implemented by combining optical transmit and receive modules and standard components (e.g. TDC2302C from Texas Instruments) or ASIC's. A standard component of this type has, among others, the following f~lnctions: It transmits and receives STM-1 signals with a bit rate of 155.52 Mbits/s. It recognizes the frame of the incoming signal and transmits a Frame Indication Signal. It also provides markers for the states Loss of Signal (LOS) and Loss of Frame (I.OF).
Thereafter, the received STM-1 signal is processed further in a signal processing device which is also a standard component (e.g. TDC3003 from Texas Instruments) or an ASIC. This standard component has, among others, the following functions: It has to process the entire overhead. For signals which have been received and for signals which are to be transmitted, the standard component generates, in accordance with an external timing signal, pointers and performs pointer actions. The standard component also performs monitoring functions for the B1, B2 and B3 encoding, for error messaging (Far End Block Error, FEBE) and for counting the pointer actions.
The interface device and the signal processing device form an input/output device which interconnects to other components of the network element, for example with a switching matrix in a cross connect.
Since the network elements have become increasingly more complex and more densely integrated, the complexity of the circuitry and the number of gates of ASIC's has also increased.
Consequently, more complex simulations and tests are necessary, resulting in still longer simulation and test times.
It is an object of the invention to provide a synchronous transmission system and a network element for the synchronous CA 0222933~ 1998-03-09 transmission system wherein the increasingly complex demands are satisfied in a simple manner. A synchronous transmission system is the subject matter of claim 1, and a network element is the subject matter of claim 6. An input/output device for a network element is the subject matter of claim 7.
With the present invention, the network elements can aclvantageously be flexibly adapted to (ITU-T/ETSI) standards while these standards are still under development, without the need for elaborate changes in the circuitry; necessary aclaptations can be made quickly. There is no need to develop new complex circuits.
The invention is described in the following in form of examples taken in conjunction with the drawings. In the drawings is shown in:
Fig. 1 a block circuit diagram of an input/output device for a network element, Fig. 2 an illustration describing the formation of a gI-OUp, Fig. 3 an illustration describing the transfer of memory contents.
Referring now to Fig. 1, there is depicted an exemplary b]ock circuit diagram of an input/output device 1 for a network element, showing in detail the various components to aid in the understanding of the invention. The network element forms a part of the transmission system for the synchronous digital hierarchy of' a SDH system. Several network elements can be combined to form a network node which is connected to additional network nodes via one or more physical transmission media. Network elements include, e.g., cross connects, add/drop multiplexers and cable systems. The input/output device 1 of the invention is described with reference to a cross connect for a SDH system, wherein the cross connect includes a switching matrix connected to the input/output device 1.
CA 0222933~ 1998-03-09 The input/output device 1 includes an interface device 4 and a signal processing device 2 with a receive data memory 5, a transmit data memory 7, a controller 6 and a processor 3. Also shown in Fig. 1 is an interface 10 which provides a connection to the switching matrix, a program memory 8 and a central control circuit 9, all of which are connected to the input/output device 1, but can also be located remote from the input/output device 1.
The program memory 8 is also adapted to store data and to forward messages.
A STM-N signal enters the network element and exits from the network element at the interface device 4; the STM-N signal is transmitted and received serially, i.e. the individual bytes of a frame are received and transmitted serially. The interface device 4 has the functionality of the SDH Physical Interface SPI known from the "Recommendation G.783." For this reason, the interface device 4 will be referred to hereinafter as SPI. The transmit dlta memory 5 and the receive data memory 7 are random access memories (RAM) which are also referred to as write-read memory.
The program memory 8 is also a write-read memory, for example a dynamically programmable write-read memory (DPRAM).
In the following, the design of an input/output device 1 will be described first, followed by a description of its functionality. The SPI 4 has a data output 11, an output 12 for a timing pulse derived from the received STM-N signal, an output 13 for a frame identification signal (A1 byte), a data input 15 for d~lta to be transmitted and an input 16 for a system timing signal defined in the network element. The data output 11 is connected to a data bus 26 (8 bit parallel bus) which conveys message data (payload) and control data (SOH) to a data input 17 of the receive data memory 5 in the form of serial bytes. The outputs 12 and 13 are connected to inputs of the controller 6. The system timing pulse can be conveyed to another input 14 of the controller 6. The controller 6 is connected via a control bus to CA 0222933~ 1998-03-09 an input 18 of the receive data memory 5 and via a control bus to an input 19 of a transmit data memory 7; memory addresses generated by the controller 6 can be conveyed via these inputs 18, 19: the input 18 receives a write address, whereas the input 1'3 receives a read address. The write address is usually also referred to as Write Pointer, whereas the read address is referred to as Read Pointer.
The receive data memory 5 has a data output 20 which is connected to a data bus 2 3. Also connected to the data bus 2 3 is a data port 21 of the processor 3 and a data input 22 of the transmit data memory 7. The data port 21 of the processor 3 has a data input and a data output, thereby enabling bi-directional data transmission. An address bus 24 is connected to the receive data memory 5, the transmit data memory 7 and the processor 3;
via this address bus 24, the processor 3 addresses the receive data memory 5 and the transmit data memory. The data bus 2 3 and the address bus 24 are also connected to the interface 10 which, as mentioned above, provides the connection to the switching matrix. For example, the data bus 23 is 64 bits wide (8 bytes), whereas the address bus 24 is 32 bits wide (4 bytes).
The controller 6 is connected to an interrupt port 25 of the processor 3, thereby enabling synchronization between the processor 3 and the controller 6. The processor 3 is preferably a digital signal processor DSP, e.g. a TMS320C80 from Texas Instruments; detailed specifications of this processor are given in the product description. A general description of the operation and programming of digital signal processors is known, for example, from M. Kappelan et al., "Digitale Signalprozessoren (Digital Signal Processors) ", Funkschau 16/1993 (Part 1, pages 66 - 69), Funkschau 17/1993 (Part 2, pages 66 - 69 ) and Funkschau 18/1993 (Part 3, pages 136 - 141).
The following description is based on a STM-1 multiplex signal with a VC-4 payload (3 TUG3) and on the TMS320C80 and its CA 0222933~ 1998-03-09 respective structure. However, a differently programmed microprocessor or a DSP can also be used.
The DSP TMS320C80 has a central processor (master processor), four parallel processors and a transfer processor (t:ransfer controller) which controls the data transmission between external and internal memories.
In the following, the operation of the input/output device 1 in the receive direction will be described with reference to Figs. 2 and 3. The SPI 4 receives the frames of a STM-1 signal with a frequency of 155.52 MHz and executes the functions described above: e.g. deriving the timing pulse and recognizing the frames (A1, A2 bytes). The SPI 4 conveys data, i.e. the overhead and payload bytes of the STM-1 signal, to the data input 17 of the receive data memory 5. In the receive data memory 5, the overhead and payload bytes are arranged in a logical fashion so that four groups are formed, wherein each of the groups contains data of the same type: three groups for the three tributary units TU and one group for the overhead OH (81 bytes).
In Fig. 2, the formation of these groups is shown schematically with reference to an exemplary data stream. The individual bytes are arranged from left to right as follows: TU3#1, TU3#2, TU3#3, g OH, TU3#1, TU3#2, TU3#3, etc. After the groups are formed, there exists one group for TU3#1, one group for TU3#2, one group for TU3#3, and one group for OH. In this way, each group can be processed individually without requiring data from another group for processing. The signal processing task is thus distributed over four subtasks, and the processor 3 can access contiguous data of the same type. The structuring of the overhead and payload bytes into the four groups transmitted via the data bus 26 is controlled by the controller 6 which generates the memory addresses. For this purpose, the controller 6 includes an automatically resetting counter with a range from O to 2429.
CA 0222933~ 1998-03-09 The access to the data stored in the receive data memory 5 is controlled by the transfer processor located inside the processor 3, wherein the transfer processor accesses the data based on a transfer list which is conveyed to the transfer processor by a central processor which is also located inside the processor 3. In the transfer list, there is defined the address of a processor-internal memory to which the contents of an address of the receive data memory 5 is to be transmitted; the transfer list consequently contains all information required to transmit data from a source to a sink. The transfer list is recalculated continuously, i.e. for each frame.
The central processor is responsible for actually processing the received STM-1 signal; processing of the received data by the four parallel processors is also monitored by the central processor. Signals are processed by a program which is conveyed to the processor 3 by the program memory 8. This program is capable of carrying out all procedures which are necessary to process the received data and to subsequently convey the received data to the interface 10. These procedures include, for example, complete processing of the overhead, generation of pointers, monitoring the operation of the B1, B2 and B3 encoding and counting of pointer actions.
The (external) timing included in an incoming STM-1 signal can be different from the (internal) system timing, i.e. the incoming STM-l signal and a STM-1 signal to be transmitted are not synchronous. The incoming STM-l signal is processed with the system timing, so that an address for the write pointer under which a data byte (payload or overhead) is stored, is different from the address for a read pointer from which a data byte is read. Consequently, the data bytes stored in the receive data memory 5 are associated with two different frames of the received STM-1 signal; the Al byte is therefore not the "oldest" byte stored in the receive data memory 5. Since the data have to be CA 0222933~ 1998-03-09 processed in accordance with the order in which the incoming STM-1 signal is received, the transfer processor reads for each group (Fig. 2) the data from the receive data memory 5 in two blocks and rearranges the time sequence of these data so that the data are stored in the internal memory of the processor 3 in the proper order. When all required data are stored in the internal memory of the processor 3, the procedures described above for processing the signals can be applied to the data in the four blocks.
The aforedescribed chronological rearrangement is shown schematically in Fig. 3. Fig. 3a shows the linear arrangement of the TU3#1 bytes in the receive data memory 5, with the write pointer pointing to the beginning of the fourth byte. On the right side of the write pointer, there is indicated the first block which has 779 bytes. The second block shown to the left of the write pointer has 3 bytes. The bytes of the first block are part of a frame which was stored first, whereas the bytes of the second frame are part of a subsequent frame. In Fig. 3b, there is depicted the state after the data have been rearranged in chronological order by the transfer processor. This arrangement is also linear, with the 779 bytes of the first block arranged on the left, and the 3 bytes of the second block juxtaposed on the right.
The transfer processor also adapts the timing (multiplexer section adaptation) of the incoming STM-1 signal to the system timing. For each frame, the transfer processor calculates the address (write pointer) under which the data are to be stored in the internal memory, and defines the blocks. The block size can vary by +/- 3 bytes, depending on the direction in which the write pointer moves. If the block size has to be changed, then such change is combined with the continuous calculation of the transfer list. The change in block size is then implemented with the next incoming frame.
CA 0222933~ 1998-03-09 After each received frame, the filling level of the internal memory of processor 3 is queried; if the filling level exceeds an specified upper limit or dips below a specified lower limit, then a pointer action in the respective tributary unit TU is initiated. A pointer action causes, as is known in the art, more or fewer data to be read out from the internal memory of processor 3. If the columns are rearranged after such a pointer action, then an outgoing frame is generated consisting of four separate data groups in four separate memory areas. The frame is conveyed to the transmit data memory 7. The controller 6, the transmit data memory 7 and the SPI 4 subsequently generate a STM-1 signal for transmission; the STM-l signal for transmission is generated in the reverse order in which the signal was processed in the receive direction.
The invention has been described with reference to a STM-l signal, however, without limiting the invention to this specific embodiment. For processing a STM-N signal, the number of blocks has to be increased by the same factor N.
It is evident from the foregoing description that a flexible operating concept is created by processing a STM-l signal with the processor 3: by loading a different program from the program memory 8 into the processor 3 which is located in the signal processing device 4, changes, e.g. in the ETSI or ITU standard, can be implemented without the need for extensive modification of the circuitry.
SYNCHRONOUS TRANSMISSION SYSTEM
The invention relates to a synchronous transmission system according to the preamble of claim 1. The invention also relates to a network element according to the preamble of claim 6 and to an input/output device according to the preamble of claim 7.
A synchronous transmission system is, for example, a transmission system for the Synchronous Digital Hierarchy (SDH
system). In a SDH system, the signals to be transmitted are combined according to a predetermined pattern and structured in the form of frames. Such a frame is referred to as a synchronous transport moclule STM-N as described, for example, in the ITU-T
recommendation "Recommendation G.707 (Draft) (11/95)", e.g. in Chapter 7 "Multiplexing Method." In the frame, there is defined a section for c-ontrol data, i.e. for "Section Overhead SDH" and "AU-n pointer", and a section for message data, i.e. for a "Payload."
The SDH system is built up from a number of network nodes which are connected to each other via physical transmission media (e.g., optical fibers, coaxial cables). The network nodes usually consist of groups of individual network elements (e.g., add/drop multiplexers, cross-connects) which are set up to perform various specified functions. The CCITT recommendation "Recommendation G.783", Chapt:er 2 "Transport Terminal Functions", defines the network elements in accordance with basic functions which include, among others, interface functions, monitoring functions and interconnect functions. An interface device provides the interface function for interfacing with the physical transmission medium. In the receive direction, an interface device (SPI, SDH
Physical Interface) is capable of recovering the timing signal from the receive signal and recognizing a signal loss (LOS, Loss of Signal), t:hereby providing the signals LOS, DATA and TIMING
(see G.783, E~ig. 2.2). In the transmit direction, the interface CA 0222933~ 1998-03-09 device is capable of transmitting, among others, a signal using the system timing signal.
The interface devices are generally implemented by combining optical transmit and receive modules and standard components (e.g. TDC2302C from Texas Instruments) or ASIC's. A standard component of this type has, among others, the following f~lnctions: It transmits and receives STM-1 signals with a bit rate of 155.52 Mbits/s. It recognizes the frame of the incoming signal and transmits a Frame Indication Signal. It also provides markers for the states Loss of Signal (LOS) and Loss of Frame (I.OF).
Thereafter, the received STM-1 signal is processed further in a signal processing device which is also a standard component (e.g. TDC3003 from Texas Instruments) or an ASIC. This standard component has, among others, the following functions: It has to process the entire overhead. For signals which have been received and for signals which are to be transmitted, the standard component generates, in accordance with an external timing signal, pointers and performs pointer actions. The standard component also performs monitoring functions for the B1, B2 and B3 encoding, for error messaging (Far End Block Error, FEBE) and for counting the pointer actions.
The interface device and the signal processing device form an input/output device which interconnects to other components of the network element, for example with a switching matrix in a cross connect.
Since the network elements have become increasingly more complex and more densely integrated, the complexity of the circuitry and the number of gates of ASIC's has also increased.
Consequently, more complex simulations and tests are necessary, resulting in still longer simulation and test times.
It is an object of the invention to provide a synchronous transmission system and a network element for the synchronous CA 0222933~ 1998-03-09 transmission system wherein the increasingly complex demands are satisfied in a simple manner. A synchronous transmission system is the subject matter of claim 1, and a network element is the subject matter of claim 6. An input/output device for a network element is the subject matter of claim 7.
With the present invention, the network elements can aclvantageously be flexibly adapted to (ITU-T/ETSI) standards while these standards are still under development, without the need for elaborate changes in the circuitry; necessary aclaptations can be made quickly. There is no need to develop new complex circuits.
The invention is described in the following in form of examples taken in conjunction with the drawings. In the drawings is shown in:
Fig. 1 a block circuit diagram of an input/output device for a network element, Fig. 2 an illustration describing the formation of a gI-OUp, Fig. 3 an illustration describing the transfer of memory contents.
Referring now to Fig. 1, there is depicted an exemplary b]ock circuit diagram of an input/output device 1 for a network element, showing in detail the various components to aid in the understanding of the invention. The network element forms a part of the transmission system for the synchronous digital hierarchy of' a SDH system. Several network elements can be combined to form a network node which is connected to additional network nodes via one or more physical transmission media. Network elements include, e.g., cross connects, add/drop multiplexers and cable systems. The input/output device 1 of the invention is described with reference to a cross connect for a SDH system, wherein the cross connect includes a switching matrix connected to the input/output device 1.
CA 0222933~ 1998-03-09 The input/output device 1 includes an interface device 4 and a signal processing device 2 with a receive data memory 5, a transmit data memory 7, a controller 6 and a processor 3. Also shown in Fig. 1 is an interface 10 which provides a connection to the switching matrix, a program memory 8 and a central control circuit 9, all of which are connected to the input/output device 1, but can also be located remote from the input/output device 1.
The program memory 8 is also adapted to store data and to forward messages.
A STM-N signal enters the network element and exits from the network element at the interface device 4; the STM-N signal is transmitted and received serially, i.e. the individual bytes of a frame are received and transmitted serially. The interface device 4 has the functionality of the SDH Physical Interface SPI known from the "Recommendation G.783." For this reason, the interface device 4 will be referred to hereinafter as SPI. The transmit dlta memory 5 and the receive data memory 7 are random access memories (RAM) which are also referred to as write-read memory.
The program memory 8 is also a write-read memory, for example a dynamically programmable write-read memory (DPRAM).
In the following, the design of an input/output device 1 will be described first, followed by a description of its functionality. The SPI 4 has a data output 11, an output 12 for a timing pulse derived from the received STM-N signal, an output 13 for a frame identification signal (A1 byte), a data input 15 for d~lta to be transmitted and an input 16 for a system timing signal defined in the network element. The data output 11 is connected to a data bus 26 (8 bit parallel bus) which conveys message data (payload) and control data (SOH) to a data input 17 of the receive data memory 5 in the form of serial bytes. The outputs 12 and 13 are connected to inputs of the controller 6. The system timing pulse can be conveyed to another input 14 of the controller 6. The controller 6 is connected via a control bus to CA 0222933~ 1998-03-09 an input 18 of the receive data memory 5 and via a control bus to an input 19 of a transmit data memory 7; memory addresses generated by the controller 6 can be conveyed via these inputs 18, 19: the input 18 receives a write address, whereas the input 1'3 receives a read address. The write address is usually also referred to as Write Pointer, whereas the read address is referred to as Read Pointer.
The receive data memory 5 has a data output 20 which is connected to a data bus 2 3. Also connected to the data bus 2 3 is a data port 21 of the processor 3 and a data input 22 of the transmit data memory 7. The data port 21 of the processor 3 has a data input and a data output, thereby enabling bi-directional data transmission. An address bus 24 is connected to the receive data memory 5, the transmit data memory 7 and the processor 3;
via this address bus 24, the processor 3 addresses the receive data memory 5 and the transmit data memory. The data bus 2 3 and the address bus 24 are also connected to the interface 10 which, as mentioned above, provides the connection to the switching matrix. For example, the data bus 23 is 64 bits wide (8 bytes), whereas the address bus 24 is 32 bits wide (4 bytes).
The controller 6 is connected to an interrupt port 25 of the processor 3, thereby enabling synchronization between the processor 3 and the controller 6. The processor 3 is preferably a digital signal processor DSP, e.g. a TMS320C80 from Texas Instruments; detailed specifications of this processor are given in the product description. A general description of the operation and programming of digital signal processors is known, for example, from M. Kappelan et al., "Digitale Signalprozessoren (Digital Signal Processors) ", Funkschau 16/1993 (Part 1, pages 66 - 69), Funkschau 17/1993 (Part 2, pages 66 - 69 ) and Funkschau 18/1993 (Part 3, pages 136 - 141).
The following description is based on a STM-1 multiplex signal with a VC-4 payload (3 TUG3) and on the TMS320C80 and its CA 0222933~ 1998-03-09 respective structure. However, a differently programmed microprocessor or a DSP can also be used.
The DSP TMS320C80 has a central processor (master processor), four parallel processors and a transfer processor (t:ransfer controller) which controls the data transmission between external and internal memories.
In the following, the operation of the input/output device 1 in the receive direction will be described with reference to Figs. 2 and 3. The SPI 4 receives the frames of a STM-1 signal with a frequency of 155.52 MHz and executes the functions described above: e.g. deriving the timing pulse and recognizing the frames (A1, A2 bytes). The SPI 4 conveys data, i.e. the overhead and payload bytes of the STM-1 signal, to the data input 17 of the receive data memory 5. In the receive data memory 5, the overhead and payload bytes are arranged in a logical fashion so that four groups are formed, wherein each of the groups contains data of the same type: three groups for the three tributary units TU and one group for the overhead OH (81 bytes).
In Fig. 2, the formation of these groups is shown schematically with reference to an exemplary data stream. The individual bytes are arranged from left to right as follows: TU3#1, TU3#2, TU3#3, g OH, TU3#1, TU3#2, TU3#3, etc. After the groups are formed, there exists one group for TU3#1, one group for TU3#2, one group for TU3#3, and one group for OH. In this way, each group can be processed individually without requiring data from another group for processing. The signal processing task is thus distributed over four subtasks, and the processor 3 can access contiguous data of the same type. The structuring of the overhead and payload bytes into the four groups transmitted via the data bus 26 is controlled by the controller 6 which generates the memory addresses. For this purpose, the controller 6 includes an automatically resetting counter with a range from O to 2429.
CA 0222933~ 1998-03-09 The access to the data stored in the receive data memory 5 is controlled by the transfer processor located inside the processor 3, wherein the transfer processor accesses the data based on a transfer list which is conveyed to the transfer processor by a central processor which is also located inside the processor 3. In the transfer list, there is defined the address of a processor-internal memory to which the contents of an address of the receive data memory 5 is to be transmitted; the transfer list consequently contains all information required to transmit data from a source to a sink. The transfer list is recalculated continuously, i.e. for each frame.
The central processor is responsible for actually processing the received STM-1 signal; processing of the received data by the four parallel processors is also monitored by the central processor. Signals are processed by a program which is conveyed to the processor 3 by the program memory 8. This program is capable of carrying out all procedures which are necessary to process the received data and to subsequently convey the received data to the interface 10. These procedures include, for example, complete processing of the overhead, generation of pointers, monitoring the operation of the B1, B2 and B3 encoding and counting of pointer actions.
The (external) timing included in an incoming STM-1 signal can be different from the (internal) system timing, i.e. the incoming STM-l signal and a STM-1 signal to be transmitted are not synchronous. The incoming STM-l signal is processed with the system timing, so that an address for the write pointer under which a data byte (payload or overhead) is stored, is different from the address for a read pointer from which a data byte is read. Consequently, the data bytes stored in the receive data memory 5 are associated with two different frames of the received STM-1 signal; the Al byte is therefore not the "oldest" byte stored in the receive data memory 5. Since the data have to be CA 0222933~ 1998-03-09 processed in accordance with the order in which the incoming STM-1 signal is received, the transfer processor reads for each group (Fig. 2) the data from the receive data memory 5 in two blocks and rearranges the time sequence of these data so that the data are stored in the internal memory of the processor 3 in the proper order. When all required data are stored in the internal memory of the processor 3, the procedures described above for processing the signals can be applied to the data in the four blocks.
The aforedescribed chronological rearrangement is shown schematically in Fig. 3. Fig. 3a shows the linear arrangement of the TU3#1 bytes in the receive data memory 5, with the write pointer pointing to the beginning of the fourth byte. On the right side of the write pointer, there is indicated the first block which has 779 bytes. The second block shown to the left of the write pointer has 3 bytes. The bytes of the first block are part of a frame which was stored first, whereas the bytes of the second frame are part of a subsequent frame. In Fig. 3b, there is depicted the state after the data have been rearranged in chronological order by the transfer processor. This arrangement is also linear, with the 779 bytes of the first block arranged on the left, and the 3 bytes of the second block juxtaposed on the right.
The transfer processor also adapts the timing (multiplexer section adaptation) of the incoming STM-1 signal to the system timing. For each frame, the transfer processor calculates the address (write pointer) under which the data are to be stored in the internal memory, and defines the blocks. The block size can vary by +/- 3 bytes, depending on the direction in which the write pointer moves. If the block size has to be changed, then such change is combined with the continuous calculation of the transfer list. The change in block size is then implemented with the next incoming frame.
CA 0222933~ 1998-03-09 After each received frame, the filling level of the internal memory of processor 3 is queried; if the filling level exceeds an specified upper limit or dips below a specified lower limit, then a pointer action in the respective tributary unit TU is initiated. A pointer action causes, as is known in the art, more or fewer data to be read out from the internal memory of processor 3. If the columns are rearranged after such a pointer action, then an outgoing frame is generated consisting of four separate data groups in four separate memory areas. The frame is conveyed to the transmit data memory 7. The controller 6, the transmit data memory 7 and the SPI 4 subsequently generate a STM-1 signal for transmission; the STM-l signal for transmission is generated in the reverse order in which the signal was processed in the receive direction.
The invention has been described with reference to a STM-l signal, however, without limiting the invention to this specific embodiment. For processing a STM-N signal, the number of blocks has to be increased by the same factor N.
It is evident from the foregoing description that a flexible operating concept is created by processing a STM-l signal with the processor 3: by loading a different program from the program memory 8 into the processor 3 which is located in the signal processing device 4, changes, e.g. in the ETSI or ITU standard, can be implemented without the need for extensive modification of the circuitry.
Claims (7)
1. Synchronous transmission system for digital signals combined to a multiplex signal, comprising network elements which are connected to each other via one or several transmission media, each network element further comprising an input/output device (1) for receiving and transmitting the multiplex signal, with the input/output device (1) further comprising an interface device (4) and a signal processing device (2) for processing data received from the interface device (4), characterized in that the signal processing device (2) comprises memory means (5, 6, 7) for storing the data and a programmable processor (3), that the memory means (5, 6, 7) arrange the data in a predetermined pattern so that the processor (3) can access and process the data, and that the memory means (5, 6, 7) can convey to the interface device (2) data received from the processor (3).
2. Synchronous transmission system according to claim 1, characterized in that the memory means (5, 6, 7) stores the data which are received in a serial fashion from the interface device (4) and from the programmable processor (3), in such a way that the data are arranged in groups containing data of the same type.
3. Synchronous transmission system according to claim 2, characterized in that the processor (3) can access each of the groups as a block, wherein the size of the blocks is variable.
4. Synchronous transmission system according to claim 3, characterized in that the processor (3) can rearrange the chronological order of the blocks and store the blocks in an internal memory.
5. Synchronous transmission system according to claim 3 or 4, characterized in that the processor (3) uses a transfer list for accessing the data arranged in groups, wherein the transfer list contains information for transferring data from a data source to a data sink, and that the processor (3) recalculates the transfer list each time when the block size changes.
6. Network element for a synchronous transmission system, with an input/output device (1) comprising an interface device (4) capable of transmitting a multiplex signal and processing a received multiplex signal, and a signal processing device (2) for processing data received from the interface device (4), characterized in that the signal processing device (2) comprises memory means (5, 6, 7) for storing the data and a processor (3), that the memory means (5, 6, 7) arrange the data in a predetermined pattern so that the processor (3) can access and process the data, and that the memory means (5, 6, 7) can convey to the interface device (2) data received from the processor (3).
7. Input/output device (1) for a network element which forms a part of a synchronous transmission system, comprising an interface device (4) capable of transmitting a multiplex signal and processing a received multiplex signal, and a signal processing device (2) for processing data received from the interface device (4), characterized in that the signal processing device (2) includes memory means (5, 6, 7) for storing the data and a processor (3), that the memory means (5, 6, 7) arrange the data in a predetermined pattern so that the processor (3) can access and process the data, and that the memory means (5, 6, 7) can convey to the interface device (2) data received from the processor (3).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA 2229335 CA2229335A1 (en) | 1996-07-10 | 1997-07-10 | Network element and input/output device for a synchronous transmission system |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19627728.0 | 1996-07-10 | ||
| CA 2229335 CA2229335A1 (en) | 1996-07-10 | 1997-07-10 | Network element and input/output device for a synchronous transmission system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA2229335A1 true CA2229335A1 (en) | 1998-01-15 |
Family
ID=4162098
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA 2229335 Abandoned CA2229335A1 (en) | 1996-07-10 | 1997-07-10 | Network element and input/output device for a synchronous transmission system |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA2229335A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ITPI20090096A1 (en) * | 2009-07-31 | 2011-02-01 | Atzeni Davide | AIRCONDITIONER WITH FREE FLOW ROTOR |
-
1997
- 1997-07-10 CA CA 2229335 patent/CA2229335A1/en not_active Abandoned
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ITPI20090096A1 (en) * | 2009-07-31 | 2011-02-01 | Atzeni Davide | AIRCONDITIONER WITH FREE FLOW ROTOR |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4685101A (en) | Digital multiplexer for PCM voice channels having a cross-connect capability | |
| CA2031054C (en) | Inverse multiplexer and demultiplexer techniques | |
| US4697262A (en) | Digital carrier channel bus interface module for a multiplexer having a cross-connect bus system | |
| US5144297A (en) | Digital cross connection apparatus | |
| US5923653A (en) | SONET/SDH receiver processor | |
| CA2088156C (en) | Method and means for transferring a data payload from a first sonet signal to a sonet signal of different frequency | |
| US5425022A (en) | Data switching nodes | |
| CA2126264C (en) | Apparatus for insertion of overhead protocol data into a switched data stream | |
| US5144623A (en) | System for receiving and processing hdlc frames on a time division multiplex pcm type link, especially for a data switch | |
| CN87105673A (en) | Three time slot digital subscriber line termination | |
| US6208648B1 (en) | Network element and input/output device for a synchronous transmission system | |
| US3912872A (en) | Data transmission process | |
| CA1331639C (en) | Process for coupling and uncoupling signals into and out of the sub-areas of supplementary signals of transport modules of a synchronous digital signal hierarchy | |
| US5341492A (en) | Frame conversion circuit including initial value input circuit | |
| US6259703B1 (en) | Time slot assigner for communication system | |
| US5644567A (en) | Line switching method and line switching apparatus | |
| US6870856B1 (en) | Circuit for transmitting plesiochronous signals in a SDH system | |
| US5768265A (en) | Duplex signal multiplexing system | |
| CA2229335A1 (en) | Network element and input/output device for a synchronous transmission system | |
| US5263023A (en) | Data transfer connection between a primary device and a plurality of secondary with a reduced number of links | |
| EP0944279B1 (en) | Time slot assignment circuit | |
| US20020026568A1 (en) | Serial data mapping apparatus for synchronous digital hierarchy | |
| JPH04211535A (en) | Apparatus for inserting information bit into specific frame structure | |
| US4437182A (en) | Method and apparatus for interleaving control signals | |
| EP0477242B1 (en) | Data switching nodes |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FZDE | Dead |