CA2224588A1 - Method and apparatus for point landmark design of integrated circuits - Google Patents

Method and apparatus for point landmark design of integrated circuits Download PDF

Info

Publication number
CA2224588A1
CA2224588A1 CA002224588A CA2224588A CA2224588A1 CA 2224588 A1 CA2224588 A1 CA 2224588A1 CA 002224588 A CA002224588 A CA 002224588A CA 2224588 A CA2224588 A CA 2224588A CA 2224588 A1 CA2224588 A1 CA 2224588A1
Authority
CA
Canada
Prior art keywords
constraint
point
list
feature
constraints
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002224588A
Other languages
English (en)
French (fr)
Inventor
Marc E. Buchanan
George P. Lippincott
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cascade Design Automation Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2224588A1 publication Critical patent/CA2224588A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
CA002224588A 1995-06-12 1996-06-12 Method and apparatus for point landmark design of integrated circuits Abandoned CA2224588A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15995P 1995-06-12 1995-06-12
US60/000,159 1995-06-12

Publications (1)

Publication Number Publication Date
CA2224588A1 true CA2224588A1 (en) 1996-12-27

Family

ID=21690196

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002224588A Abandoned CA2224588A1 (en) 1995-06-12 1996-06-12 Method and apparatus for point landmark design of integrated circuits

Country Status (4)

Country Link
EP (1) EP0870254A1 (de)
JP (1) JPH11509038A (de)
CA (1) CA2224588A1 (de)
WO (1) WO1996042060A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11106850B2 (en) 2019-09-04 2021-08-31 International Business Machines Corporation Flexible constraint-based logic cell placement

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5175696A (en) * 1986-09-12 1992-12-29 Digital Equipment Corporation Rule structure in a procedure for synthesis of logic circuits
US5097422A (en) * 1986-10-10 1992-03-17 Cascade Design Automation Corporation Method and apparatus for designing integrated circuits
US5210701A (en) * 1989-05-15 1993-05-11 Cascade Design Automation Corporation Apparatus and method for designing integrated circuit modules
US5231590A (en) * 1989-10-13 1993-07-27 Zilog, Inc. Technique for modifying an integrated circuit layout
US5450331A (en) * 1992-01-24 1995-09-12 Vlsi Technology, Inc. Method for verifying circuit layout design
US5513119A (en) * 1993-08-10 1996-04-30 Mitsubishi Semiconductor America, Inc. Hierarchical floorplanner for gate array design layout

Also Published As

Publication number Publication date
WO1996042060A1 (en) 1996-12-27
EP0870254A1 (de) 1998-10-14
JPH11509038A (ja) 1999-08-03

Similar Documents

Publication Publication Date Title
US5097422A (en) Method and apparatus for designing integrated circuits
US5604680A (en) Virtual interface representation of hierarchical symbolic layouts
Suaris et al. An algorithm for quadrisection and its application to standard cell placement
CN100410953C (zh) 错误位置识别方法以及结合纯逻辑与物理布局信息的系统
US6889370B1 (en) Method and apparatus for selecting and aligning cells using a placement tool
Lema et al. Algorithms for moving objects databases
Kant et al. Regular edge labeling of 4-connected plane graphs and its applications in graph drawing problems
Williams STICKS-A graphical compiler for high level LSl design
CA2410073C (en) Modular design method and system for programmable logic devices
Vijayan et al. A new method for floor planning using topological constraint reduction
CA2224588A1 (en) Method and apparatus for point landmark design of integrated circuits
CN113591426A (zh) 一种集成电路版图设计中创建线网标识的方法
Pinter The impact of layer assignment methods on layout algorithms for integrated circuits
Cotelo Lema et al. Algorithms for moving objects databases
Lee et al. SIMPL-2:(Simulated profiles from the layout-version 2)
US8756048B2 (en) Method for technology porting of CAD designs, and computer program product therefor
Chen et al. On crossing minimization problem
CN116738912B (zh) Eda软件可重构功能自动化方法及电子设备
Purcell et al. A new language suite for designer-specifiable ASIC cell compilers
Jabri et al. Implementation of a knowledge base for interpreting and driving integrated circuit floorplanning algorithms
Hsu et al. ALSO: A system for chip floorplan design
Piguet et al. ALADDIN: A CMOS gate-matrix layout system
Szepieniec SAGA: An experimental silicon assembler
US20160180012A1 (en) Low Power Verification Method for a Circuit Description and System for Automating a Minimization of a Circuit Description
Adamides et al. A Cellular Control Architecture for FMS

Legal Events

Date Code Title Description
FZDE Dead