CA2206786C - Module electronique de construction extra-mince - Google Patents

Module electronique de construction extra-mince Download PDF

Info

Publication number
CA2206786C
CA2206786C CA002206786A CA2206786A CA2206786C CA 2206786 C CA2206786 C CA 2206786C CA 002206786 A CA002206786 A CA 002206786A CA 2206786 A CA2206786 A CA 2206786A CA 2206786 C CA2206786 C CA 2206786C
Authority
CA
Canada
Prior art keywords
electronic module
system support
lugs
chip
casing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002206786A
Other languages
English (en)
Other versions
CA2206786A1 (fr
Inventor
Karl Nicklaus
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Besi Switzerland AG
Original Assignee
Esec Sempac SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CH363392A external-priority patent/CH686325A5/de
Application filed by Esec Sempac SA filed Critical Esec Sempac SA
Publication of CA2206786A1 publication Critical patent/CA2206786A1/fr
Application granted granted Critical
Publication of CA2206786C publication Critical patent/CA2206786C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Credit Cards Or The Like (AREA)
  • Casings For Electric Apparatus (AREA)
CA002206786A 1992-11-27 1993-11-23 Module electronique de construction extra-mince Expired - Fee Related CA2206786C (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CH03633/92-9 1992-11-27
CH363392A CH686325A5 (de) 1992-11-27 1992-11-27 Elektronikmodul und Chip-Karte.
CA002109761A CA2109761C (fr) 1992-11-27 1993-11-23 Module electronique extra-mince

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA002109761A Division CA2109761C (fr) 1992-11-27 1993-11-23 Module electronique extra-mince

Publications (2)

Publication Number Publication Date
CA2206786A1 CA2206786A1 (fr) 1994-05-28
CA2206786C true CA2206786C (fr) 2001-07-03

Family

ID=25676810

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002206786A Expired - Fee Related CA2206786C (fr) 1992-11-27 1993-11-23 Module electronique de construction extra-mince

Country Status (1)

Country Link
CA (1) CA2206786C (fr)

Also Published As

Publication number Publication date
CA2206786A1 (fr) 1994-05-28

Similar Documents

Publication Publication Date Title
AU671868B2 (en) Electronic module of extra-thin construction
JP2849594B2 (ja) 電子モジュールの封止方法
US6358772B2 (en) Semiconductor package having semiconductor element mounting structure of semiconductor package mounted on circuit board and method of assembling semiconductor package
KR100586049B1 (ko) 외부콘택트영역및안테나와결합되는집적회로보드및이보드의제조공정
US5563443A (en) Packaged semiconductor device utilizing leadframe attached on a semiconductor chip
EP0854511B1 (fr) Dispositif semi-conducteur du type à encapsulation par résine
US5255430A (en) Method of assembling a module for a smart card
US5208188A (en) Process for making a multilayer lead frame assembly for an integrated circuit structure and multilayer integrated circuit die package formed by such process
US5539251A (en) Tie bar over chip lead frame design
KR100226737B1 (ko) 반도체소자 적층형 반도체 패키지
US5286679A (en) Method for attaching a semiconductor die to a leadframe using a patterned adhesive layer
US6462273B1 (en) Semiconductor card and method of fabrication
US6555200B2 (en) Method of making semiconductor devices, semiconductor device, circuit board, and electronic apparatus
US5079673A (en) Ic card module
US5391916A (en) Resin sealed type semiconductor device
KR100225333B1 (ko) 리이드프레임및반도체장치
US4423435A (en) Assembly of an electronic device on an insulative substrate
US5521433A (en) IC card including a substrate having improved strength and heat radiation properties
CA2206786C (fr) Module electronique de construction extra-mince
EP0517198B1 (fr) Tête magnétique à films minces et procédés de fabrication
USRE36894E (en) Semiconductor package with high density I/O lead connection
US5475569A (en) Method of testing fine pitch surface mount IC packages
KR19980070675A (ko) 오프셋 다이 패드를 갖는 반도체 패키지 및 그 제조 방법
US5256903A (en) Plastic encapsulated semiconductor device
JP2001344587A (ja) プリント配線基板およびそれを用いたｉｃカード用モジュールならびにその製造方法

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed