CA2126297A1 - Data communication circuit - Google Patents

Data communication circuit

Info

Publication number
CA2126297A1
CA2126297A1 CA002126297A CA2126297A CA2126297A1 CA 2126297 A1 CA2126297 A1 CA 2126297A1 CA 002126297 A CA002126297 A CA 002126297A CA 2126297 A CA2126297 A CA 2126297A CA 2126297 A1 CA2126297 A1 CA 2126297A1
Authority
CA
Canada
Prior art keywords
pulse
data
pulses
slave device
communication circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002126297A
Other languages
English (en)
French (fr)
Inventor
Michel Chevroulet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Centre Suisse dElectronique et Microtechnique SA CSEM
Original Assignee
Centre Suisse dElectronique et Microtechnique SA CSEM
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Centre Suisse dElectronique et Microtechnique SA CSEM filed Critical Centre Suisse dElectronique et Microtechnique SA CSEM
Publication of CA2126297A1 publication Critical patent/CA2126297A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/20—Conversion to or from representation by pulses the pulses having more than three levels
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Dc Digital Transmission (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
  • Bidirectional Digital Transmission (AREA)
CA002126297A 1993-06-22 1994-06-20 Data communication circuit Abandoned CA2126297A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR93076731 1993-06-22
FR9307673A FR2707024B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-06-22 1993-06-22

Publications (1)

Publication Number Publication Date
CA2126297A1 true CA2126297A1 (en) 1994-12-23

Family

ID=9448498

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002126297A Abandoned CA2126297A1 (en) 1993-06-22 1994-06-20 Data communication circuit

Country Status (5)

Country Link
US (1) US5473635A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0631240A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPH07143108A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA2126297A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2707024B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2308516B (en) * 1995-12-22 2000-06-07 Motorola Inc Microprocessor interface circuit and system
FR2746995B1 (fr) * 1996-03-28 1998-05-15 Sgs Thomson Microelectronics Procede et dispositif de codage de transmission et utilisation de ce procede
US5909369A (en) * 1996-07-24 1999-06-01 Network Machines, Inc. Coordinating the states of a distributed finite state machine
FR2752126B1 (fr) * 1996-07-31 1999-04-09 Gandar Marc Systeme de telealimentation d'elements connectes a un reseau
US5760489A (en) * 1996-10-04 1998-06-02 Motorola, Inc. Method for transmitting signals between a microprocessor and an interface circuit
US5916179A (en) * 1997-04-18 1999-06-29 Sharrock; Nigel System and method for reducing iatrogenic damage to nerves
US6327205B1 (en) 1998-03-16 2001-12-04 Jazio, Inc. Signal latching of high bandwidth DRAM arrays when skew between different components is higher than signal rate
BRPI9908836B1 (pt) * 1998-03-16 2017-04-18 Jazio Inc processo e sistema para detectar uma transição entre um sinal de entrada e um sinal prévio, sistema de comunicação, sistema de receptor de sinal para detectar uma transição de um sinal prévio para um sinal subseqüente, sistema de transmissão, e, processos para comparar um sinal de entrada a um sinal prévio, e para transmitir e receber uma pluralidade de sinais de terminação simples de pequena excursão
US6160423A (en) * 1998-03-16 2000-12-12 Jazio, Inc. High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines
US6188314B1 (en) 1999-02-03 2001-02-13 Trw Inc. Energy distribution and communication system and method utilizing a communication message frame for a multi-device vehicle occupant protection system
GB2348341A (en) * 1999-03-20 2000-09-27 Motorola Ltd Bit encoding system and method
FI115864B (fi) * 1999-09-06 2005-07-29 Nokia Corp Sarjamuotoinen rajapinta ja menetelmä digitaalisen datan siirtämiseksi sarjamuotoisen rajapinnan yli
JP2001119441A (ja) * 1999-10-18 2001-04-27 Matsushita Electric Ind Co Ltd データ送信回路、データ受信回路及びデータ送受信システム
US7124221B1 (en) 1999-10-19 2006-10-17 Rambus Inc. Low latency multi-level communication interface
US7161513B2 (en) 1999-10-19 2007-01-09 Rambus Inc. Apparatus and method for improving resolution of a current mode driver
US7269212B1 (en) 2000-09-05 2007-09-11 Rambus Inc. Low-latency equalization in multi-level, multi-line communication systems
US6396329B1 (en) 1999-10-19 2002-05-28 Rambus, Inc Method and apparatus for receiving high speed signals with low latency
US6744820B1 (en) * 2000-03-21 2004-06-01 Trw Inc. Communication system and method utilizing message frames having multiple thresholds for a multi-device vehicle occupant protection system
DE10055163B4 (de) * 2000-11-08 2013-01-03 Bayerische Motoren Werke Aktiengesellschaft Datenbus, insbesondere in Kraftfahrzeugen
US7123660B2 (en) * 2001-02-27 2006-10-17 Jazio, Inc. Method and system for deskewing parallel bus channels to increase data transfer rates
DE10121912C2 (de) * 2001-05-05 2003-05-22 Phoenix Contact Gmbh & Co Verfahren zur zentralen Datenraten-Einstellung in einer Datenübertragungsanlage sowie Vorrichtung zur zentralen Datenraten-Einstellung
US7113547B2 (en) * 2001-08-24 2006-09-26 Matsushita Electric Industrial Co., Ltd. Data communication system, controller device and data communication method
US7362800B1 (en) 2002-07-12 2008-04-22 Rambus Inc. Auto-configured equalizer
US8861667B1 (en) 2002-07-12 2014-10-14 Rambus Inc. Clock data recovery circuit with equalizer clock calibration
US7292629B2 (en) 2002-07-12 2007-11-06 Rambus Inc. Selectable-tap equalizer
US7089338B1 (en) * 2002-07-17 2006-08-08 Cypress Semiconductor Corp. Method and apparatus for interrupt signaling in a communication network
JP4263023B2 (ja) * 2003-06-02 2009-05-13 パナソニック株式会社 ２線式データ通信方法、システム、コントロール装置およびデータ記憶装置
DE102005008322B4 (de) * 2005-02-23 2017-05-24 Infineon Technologies Ag Signalübertragungsanordnung und Signalübertragungsverfahren
JP4250634B2 (ja) * 2006-04-18 2009-04-08 キヤノン株式会社 データ通信装置、データ通信システム及びデータ通信方法
EP2049369B1 (en) * 2006-08-01 2019-06-05 NXP USA, Inc. Data communication system and method
US8307227B2 (en) * 2006-11-08 2012-11-06 Freescale Semiconductor, Inc. Data communication system and method
US20080246626A1 (en) * 2007-04-03 2008-10-09 Vizionware, Inc. Data transaction direction detection in an adaptive two-wire bus
US20080250184A1 (en) * 2007-04-03 2008-10-09 Vizionware, Inc. Adaptive two-wire bus
US8248230B2 (en) 2009-02-20 2012-08-21 Redwood Systems, Inc. Smart power device
US8427300B2 (en) 2009-02-20 2013-04-23 Redwood Systems, Inc. Transmission of power and data with frequency modulation
US8207635B2 (en) * 2009-02-20 2012-06-26 Redwood Systems, Inc. Digital switch communication
WO2010138480A2 (en) 2009-05-26 2010-12-02 Rambus Inc. Stacked semiconductor device assembly
DE102009026207A1 (de) * 2009-07-20 2011-02-03 Wincor Nixdorf International Gmbh Bussystem sowie Verfahren zur Datenübertragung
US8897342B2 (en) * 2011-08-04 2014-11-25 National Semiconductor Corporation Distributed modem architectures for power line communication systems and other wired communication systems
DE102011054729B4 (de) * 2011-10-21 2013-12-19 Nsm-Löwen Entertainment Gmbh Unterhaltungsspielgerät
US9065544B2 (en) * 2012-09-28 2015-06-23 Osram Sylvania Inc. Pulse-based binary communication
US9160414B2 (en) * 2012-09-28 2015-10-13 Osram Sylvania Inc. Transient power communication
US9483033B2 (en) 2014-04-15 2016-11-01 Infineon Technologies Ag Alternator controller and system and method for communicating with an alternator controller
DE102018216127A1 (de) * 2018-09-21 2020-03-26 Robert Bosch Gmbh Batteriesystem und Verfahren zum Betreiben eines Batteriesystems
CN109815185B (zh) * 2018-12-13 2022-03-15 山东亚华电子股份有限公司 一种实现两线制总线的主机

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4489417A (en) * 1982-11-24 1984-12-18 International Business Machines Corporation Multi-level communication circuitry for communicating digital signals between integrated circuits
US4493092A (en) * 1982-12-17 1985-01-08 Gte Automatic Electric, Inc. Interface circuit for digital signal transmission system
US4661801A (en) * 1985-04-01 1987-04-28 General Electric Company Decoder for three level coded data
CH674113A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1987-09-09 1990-04-30 Willemin Electronic S A

Also Published As

Publication number Publication date
JPH07143108A (ja) 1995-06-02
FR2707024B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1995-09-01
EP0631240A1 (fr) 1994-12-28
FR2707024A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1994-12-30
US5473635A (en) 1995-12-05

Similar Documents

Publication Publication Date Title
US5473635A (en) Data communication circuit
KR102230115B1 (ko) 전력 효율적인 구동 회로를 위한 장치 및 방법
US4137563A (en) Circuitry for reducing power dissipation in equipment which operates in synchronism with clock pulses
EP0632594B1 (en) Latch controlled output driver
US20170264471A1 (en) Intelligent equalization for a three-transmitter multi-phase system
US5459421A (en) Dynamic-static master slave flip-flop circuit
KR960008824B1 (en) Multi bit test circuit and method of semiconductor memory device
EP0887935A1 (en) Noise isolation circuit
US5500817A (en) True tristate output buffer and a method for driving a potential of an output pad to three distinct conditions
EP0477706A2 (en) Asynchronous state machine synchronization circuit
US5857108A (en) Device and method for generating interrupts
KR19980034730A (ko) 외부 인터페이스 전압 자동검출 반도체 장치
US6008671A (en) Clock signal monitoring apparatus
US6037827A (en) Noise isolation circuit
US5418472A (en) Input level detection circuit
US4567575A (en) Voltage level compensating interface circuit for inter-logic circuit data transmission system
US6130558A (en) Data transfer circuit and method for a semiconductor memory
US5056110A (en) Differential bus with specified default value
US5913075A (en) High speed communication between high cycle rate electronic devices using a low cycle rate bus
US4800552A (en) Semiconductor memory device with reset signal generating circuit
JP2003133937A (ja) 双方向レベルコンバータ回路
US5565803A (en) Digital input threshold switching circuit
US5808485A (en) Clock clamping circuit that prevents clock glitching and method therefor
US6124738A (en) Input buffer for semiconductor device
KR100228523B1 (ko) 라이트 드라이버

Legal Events

Date Code Title Description
EEER Examination request
FZDE Discontinued