CA2102878C - Message packet transmitter - Google Patents

Message packet transmitter

Info

Publication number
CA2102878C
CA2102878C CA002102878A CA2102878A CA2102878C CA 2102878 C CA2102878 C CA 2102878C CA 002102878 A CA002102878 A CA 002102878A CA 2102878 A CA2102878 A CA 2102878A CA 2102878 C CA2102878 C CA 2102878C
Authority
CA
Canada
Prior art keywords
signal
packet
state
message
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002102878A
Other languages
English (en)
French (fr)
Other versions
CA2102878A1 (en
Inventor
Blake G. Fitch
Mark E. Giampapa
Douglas J. Joseph
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2102878A1 publication Critical patent/CA2102878A1/en
Application granted granted Critical
Publication of CA2102878C publication Critical patent/CA2102878C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
CA002102878A 1993-03-02 1993-11-10 Message packet transmitter Expired - Fee Related CA2102878C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US2501993A 1993-03-02 1993-03-02
US08/025,019 1993-03-02

Publications (2)

Publication Number Publication Date
CA2102878A1 CA2102878A1 (en) 1994-09-03
CA2102878C true CA2102878C (en) 1999-05-25

Family

ID=21823610

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002102878A Expired - Fee Related CA2102878C (en) 1993-03-02 1993-11-10 Message packet transmitter

Country Status (6)

Country Link
EP (1) EP0614301A2 (Direct)
JP (1) JP2694113B2 (Direct)
KR (1) KR970011841B1 (Direct)
CN (1) CN1057180C (Direct)
CA (1) CA2102878C (Direct)
TW (1) TW239245B (Direct)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0129614D0 (en) * 2001-12-11 2002-01-30 Nokia Corp Asynchronous serial data interface
KR101036080B1 (ko) * 2003-12-15 2011-05-19 엘지전자 주식회사 인스턴스 메시지 서비스를 위한 패킷 전송 장치 및 방법
KR20200002114A (ko) 2018-06-29 2020-01-08 한양대학교 산학협력단 흡습속도가 개선된 고흡수성 수지 복합체

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69027357T2 (de) * 1989-03-21 1997-01-16 Minnesota Mining & Mfg Sender und Empfänger für ein Datenverbindungssystem
JPH04337935A (ja) * 1991-05-15 1992-11-25 Fujitsu Ltd データ切替方式
JPH0556065A (ja) * 1991-08-22 1993-03-05 Fujitsu Ltd スイツチ同期切替方式
JPH05110582A (ja) * 1991-10-18 1993-04-30 Nec Corp 音声呼の無切断通信方法

Also Published As

Publication number Publication date
CN1104396A (zh) 1995-06-28
KR940023098A (ko) 1994-10-22
JPH06276231A (ja) 1994-09-30
CA2102878A1 (en) 1994-09-03
EP0614301A2 (en) 1994-09-07
KR970011841B1 (ko) 1997-07-16
CN1057180C (zh) 2000-10-04
TW239245B (Direct) 1995-01-21
JP2694113B2 (ja) 1997-12-24

Similar Documents

Publication Publication Date Title
US4168400A (en) Digital communication system
US4598362A (en) Buffer apparatus for controlling access requests among plural memories and plural accessing devices
US4056851A (en) Elastic buffer for serial data
US5084841A (en) Programmable status flag generator FIFO using gray code
US4374410A (en) Data processing system
US4143418A (en) Control device and method for reading a data character from a computer at a fast rate and transmitting the character at a slow rate on a communication line
EP0694237B1 (en) Data transfer system
KR930701040A (ko) 비동기 전송방식용 저지연 또는 저손실 스위치
US5506993A (en) Message packet transmitter
US3896417A (en) Buffer store using shift registers and ultrasonic delay lines
CA1166730A (en) Bit-by-bit time-division digital switching network
CA2008669A1 (en) Multiple mode memory module
CA2102878C (en) Message packet transmitter
GB1011832A (en) Message exchange system
US5761735A (en) Circuit for synchronizing data transfers between two devices operating at different speeds
US4866706A (en) Token-passing local area network with improved throughput
KR100326270B1 (ko) 어드레스버퍼와칼럼프리디코더사이에서하나의공통어드레스버스라인을사용하는반도체메모리소자
US5021994A (en) Look-ahead flag generator
JPH11163864A (ja) セルバッファ回路
CA1275732C (en) Bidirectional elastic store circuit
US5379395A (en) Semiconductor integrated circuit for central processor interfacing which enables random and serial access to single port memories
CA1270574A (en) Method for operating a memory apparatus serving as a clock interface and an apparatus for carrying out the method
US5966420A (en) Counter circuit for embodying linear burst sequence
JPH09244873A (ja) 高速バレルシフタ
US4387446A (en) Stack control system

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed