CA2087900A1 - Computer communication system - Google Patents
Computer communication systemInfo
- Publication number
- CA2087900A1 CA2087900A1 CA002087900A CA2087900A CA2087900A1 CA 2087900 A1 CA2087900 A1 CA 2087900A1 CA 002087900 A CA002087900 A CA 002087900A CA 2087900 A CA2087900 A CA 2087900A CA 2087900 A1 CA2087900 A1 CA 2087900A1
- Authority
- CA
- Canada
- Prior art keywords
- input
- processor unit
- logic
- output
- logic circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004891 communication Methods 0.000 title claims abstract description 36
- 230000006854 communication Effects 0.000 title claims abstract description 36
- 230000004044 response Effects 0.000 claims abstract description 6
- 238000000034 method Methods 0.000 claims description 17
- 230000008569 process Effects 0.000 claims description 14
- 230000000284 resting effect Effects 0.000 claims description 6
- 230000003334 potential effect Effects 0.000 claims description 2
- 230000007704 transition Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 230000011664 signaling Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 230000000875 corresponding effect Effects 0.000 description 2
- 238000009434 installation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000012905 input function Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0421—Multiprocessor system
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Bus Control (AREA)
- Computer And Data Communications (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE4202015A DE4202015C1 (enrdf_load_stackoverflow) | 1992-01-25 | 1992-01-25 | |
| DEP4202015.8 | 1992-01-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA2087900A1 true CA2087900A1 (en) | 1993-07-26 |
Family
ID=6450235
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002087900A Abandoned CA2087900A1 (en) | 1992-01-25 | 1993-01-22 | Computer communication system |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0555527B1 (enrdf_load_stackoverflow) |
| AT (1) | ATE119694T1 (enrdf_load_stackoverflow) |
| CA (1) | CA2087900A1 (enrdf_load_stackoverflow) |
| DE (1) | DE4202015C1 (enrdf_load_stackoverflow) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02103654A (ja) * | 1988-10-13 | 1990-04-16 | Toshiba Corp | 演算制御装置の入出力装置 |
-
1992
- 1992-01-25 DE DE4202015A patent/DE4202015C1/de not_active Expired - Fee Related
- 1992-10-23 AT AT92118159T patent/ATE119694T1/de active
- 1992-10-23 EP EP92118159A patent/EP0555527B1/de not_active Expired - Lifetime
-
1993
- 1993-01-22 CA CA002087900A patent/CA2087900A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| EP0555527A1 (de) | 1993-08-18 |
| EP0555527B1 (de) | 1995-03-08 |
| ATE119694T1 (de) | 1995-03-15 |
| DE4202015C1 (enrdf_load_stackoverflow) | 1993-06-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5428799A (en) | Redirection of interrupts to microprocessors | |
| EP0458304B1 (en) | Direct memory access transfer controller and use | |
| US4149238A (en) | Computer interface | |
| EP0318221A2 (en) | Controlling responding by users of an intercommunications bus | |
| US4261034A (en) | Remote distributed interrupt control for computer peripherals | |
| US4144565A (en) | Input/output interface connector circuit for repowering and isolation | |
| WO2008028101A1 (en) | Method and apparatus for conditional broadcast of barrier operations | |
| US5175820A (en) | Apparatus for use with a computing device controlling communications with a plurality of peripheral devices including a feedback bus to indicate operational modes | |
| EP0306043B1 (en) | Storage of input/output command timeout and acknowledge responses | |
| US5381541A (en) | Computer system having planar board with single interrupt controller and processor card with plural processors and interrupt director | |
| US5481724A (en) | Peer to peer computer-interrupt handling | |
| US6339812B1 (en) | Method and apparatus for handling invalidation requests to processors not present in a computer system | |
| US5862375A (en) | System for effecting communications between a computing device and a plurality of peripheral devices | |
| RU2202123C2 (ru) | Параллельная вычислительная система с программируемой архитектурой | |
| CA2087900A1 (en) | Computer communication system | |
| US6564277B1 (en) | Method and system for handling interrupts in a node controller without attached processors | |
| EP0546354B1 (en) | Interprocessor communication system and method for multiprocessor circuitry | |
| CA1286415C (en) | Multiprocessor level change synchronization apparatus | |
| US5175832A (en) | Modular memory employing varying number of imput shift register stages | |
| US5170483A (en) | System having constant number of total input and output shift registers stages for each processor to access different memory modules | |
| EP0473279B1 (en) | Communication control apparatus for computing systems | |
| KR100199021B1 (ko) | 순차식 pci 버스용 다중 인터럽트 제어장치 및 방법 | |
| KR0131860B1 (ko) | 다중처리기 시스템의 콘솔 입출력 구동장치 및 그 방법 | |
| SU1361529A1 (ru) | Устройство дл сопр жени процессора с абонентами | |
| JPH06291768A (ja) | 信号伝送制御装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FZDE | Discontinued |