CA2040637C - Preprocesseur de composition pour antememoire - Google Patents

Preprocesseur de composition pour antememoire

Info

Publication number
CA2040637C
CA2040637C CA 2040637 CA2040637A CA2040637C CA 2040637 C CA2040637 C CA 2040637C CA 2040637 CA2040637 CA 2040637 CA 2040637 A CA2040637 A CA 2040637A CA 2040637 C CA2040637 C CA 2040637C
Authority
CA
Canada
Prior art keywords
instructions
instruction
compounding
sequence
cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 2040637
Other languages
English (en)
Other versions
CA2040637A1 (fr
Inventor
Bartholomew Blaner
Stamatis Vassiliadis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US07/642,011 external-priority patent/US5295249A/en
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2040637A1 publication Critical patent/CA2040637A1/fr
Application granted granted Critical
Publication of CA2040637C publication Critical patent/CA2040637C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CA 2040637 1990-05-04 1991-04-17 Preprocesseur de composition pour antememoire Expired - Fee Related CA2040637C (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US51938490A 1990-05-04 1990-05-04
US519,384 1990-05-04
US07/642,011 US5295249A (en) 1990-05-04 1991-01-15 Compounding preprocessor for cache for identifying multiple instructions which may be executed in parallel
US642,011 1991-01-15

Publications (2)

Publication Number Publication Date
CA2040637A1 CA2040637A1 (fr) 1991-11-05
CA2040637C true CA2040637C (fr) 1998-02-10

Family

ID=27059822

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2040637 Expired - Fee Related CA2040637C (fr) 1990-05-04 1991-04-17 Preprocesseur de composition pour antememoire

Country Status (1)

Country Link
CA (1) CA2040637C (fr)

Also Published As

Publication number Publication date
CA2040637A1 (fr) 1991-11-05

Similar Documents

Publication Publication Date Title
US5465377A (en) Compounding preprocessor for cache for identifying multiple instructions which may be executed in parallel
EP0381471B1 (fr) Méthode et dispositif de prétraitement de plusieurs instructions dans un processeur pipeline
US6542985B1 (en) Event counter
US5303356A (en) System for issuing instructions for parallel execution subsequent to branch into a group of member instructions with compoundability in dictation tag
EP0996057B1 (fr) Processeur de données avec une unité d'instructions comprenant une mémoire tampon et une mémoire morte
US6002881A (en) Coprocessor data access control
US6105129A (en) Converting register data from a first format type to a second format type if a second type instruction consumes data produced by a first type instruction
US8255665B2 (en) SIMD processor with register addressing, buffer stall and methods
US7028170B2 (en) Processing architecture having a compare capability
JPH0778738B2 (ja) ディジタル・コンピュータ・システム
CA1324671C (fr) Decodage de specificateurs multiples dans les architectures a instructions de longueur variable
US5504932A (en) System for executing scalar instructions in parallel based on control bits appended by compounding decoder
JPH04230528A (ja) ディジタルコンピュータシステム
JPH02282826A (ja) 同じ命令内におけるレジスタ及びレジスタ変更指定子のパイプライン処理
JPH0926878A (ja) データ処理装置
WO1989009454A1 (fr) Procede et appareil d'execution d'instructions pour un systeme de traitement de vecteurs
EP1261914B1 (fr) Architecture de traitement a fonction de controle des limites de matrice
CN1124546C (zh) 一种超标量处理器及在该超标量处理器中完成指令的方法
KR100431975B1 (ko) 분기에의한중단이없는파이프라인방식의마이크로프로세서를위한다중명령디스패치시스템
CN116339832A (zh) 数据处理装置、方法及处理器
Gwennap TFP designed for tremendous floating point
CA2040637C (fr) Preprocesseur de composition pour antememoire
JP2001522082A (ja) より小さな数の分岐予測および代替ターゲットを用いて近似的により大きな数の分岐予測をすること
US5506974A (en) Method and means for concatenating multiple instructions
EP0545927B1 (fr) Systeme servant a preparer des instructions pour un processeur parallele d'instructions et systeme a mecanisme de branchement au milieu d'une instruction composee

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed