CA1310421C - Circuit de codage, de decodage et de correction d'erreurs reed-solomon a large bande - Google Patents
Circuit de codage, de decodage et de correction d'erreurs reed-solomon a large bandeInfo
- Publication number
- CA1310421C CA1310421C CA000575445A CA575445A CA1310421C CA 1310421 C CA1310421 C CA 1310421C CA 000575445 A CA000575445 A CA 000575445A CA 575445 A CA575445 A CA 575445A CA 1310421 C CA1310421 C CA 1310421C
- Authority
- CA
- Canada
- Prior art keywords
- output signal
- error
- multiplying
- predetermined time
- alpha
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA000616426A CA1323936C (fr) | 1987-08-24 | 1992-06-25 | Circuit a large bande de codage-decodage reed-solomon et de correction d'erreurs |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US8837887A | 1987-08-24 | 1987-08-24 | |
US088,378 | 1987-08-24 | ||
US13220687A | 1987-12-21 | 1987-12-21 | |
US132,206 | 1987-12-21 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000616426A Division CA1323936C (fr) | 1987-08-24 | 1992-06-25 | Circuit a large bande de codage-decodage reed-solomon et de correction d'erreurs |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1310421C true CA1310421C (fr) | 1992-11-17 |
Family
ID=26778592
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000575445A Expired - Fee Related CA1310421C (fr) | 1987-08-24 | 1988-08-23 | Circuit de codage, de decodage et de correction d'erreurs reed-solomon a large bande |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2726902B2 (fr) |
CA (1) | CA1310421C (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2723455B1 (fr) * | 1994-08-05 | 1996-10-31 | Sgs Thomson Microelectronics | Circuit d'inversion d'elements d'un corps de galois |
JP3345385B2 (ja) | 2000-01-18 | 2002-11-18 | 松下電器産業株式会社 | チェンサーチ装置 |
-
1988
- 1988-08-23 JP JP50773288A patent/JP2726902B2/ja not_active Expired - Lifetime
- 1988-08-23 CA CA000575445A patent/CA1310421C/fr not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2726902B2 (ja) | 1998-03-11 |
JPH02501256A (ja) | 1990-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5107503A (en) | High bandwidth reed-solomon encoding, decoding and error correcting circuit | |
EP0155038B1 (fr) | Décodeur rapide pour codes Reed-Solomon, utilisable aussi comme codeur et appareil d'enregistrement et de lecture comprenant un tel codeur-décodeur | |
US8132083B1 (en) | Architecture and control of reed-solomon list decoding | |
US6637002B1 (en) | Decoder for error correcting block codes | |
US4504948A (en) | Syndrome processing unit for multibyte error correcting systems | |
US6119262A (en) | Method and apparatus for solving key equation polynomials in decoding error correction codes | |
US6026420A (en) | High-speed evaluation of polynomials | |
EP0407101A2 (fr) | Système de détection et correction d'erreurs pour des erreurs multiples | |
US5570378A (en) | Error-correcting apparatus | |
US5490154A (en) | Method of and circuit arrangement for decoding RS-coded data signals | |
EP0373764A2 (fr) | Correction d'erreurs aléatoires et multiples | |
EP0328637A4 (en) | Apparatus for computing multiplicative inverses in data encoding decoding devices | |
EP1589665B1 (fr) | Décodeur à correction d'erreurs comprenant un décodeur de Reed-Solomon à décodage d'effacements et un décodeur CRC | |
EP0105499A2 (fr) | Méthode capable de décoder simultanément deux séquences reproduites | |
KR100258952B1 (ko) | 새로운 다항식 배열 구조를 채용한 리드-솔로몬(rs) 복호기와그 복호방법 | |
US5471485A (en) | Reed-solomon decoder using discrete time delay in power sum computation | |
KR100258951B1 (ko) | 리드-솔로몬(rs) 복호기와 그 복호방법 | |
CA1310421C (fr) | Circuit de codage, de decodage et de correction d'erreurs reed-solomon a large bande | |
EP0329775B1 (fr) | Circuit et methode de codage, decodage et de correction d'erreur reed-solomon a grande largeur de bande | |
US5890800A (en) | Method and device for the division of elements of a Galois field | |
US6651214B1 (en) | Bi-directional decodable Reed-Solomon codes | |
EP1420517A1 (fr) | Circuit Reed-Solomon pour correction d'erreurs, algorithme d'Euclide et dispositif | |
US6915478B2 (en) | Method and apparatus for computing Reed-Solomon error magnitudes | |
JP3343857B2 (ja) | 復号装置、演算装置およびこれらの方法 | |
US5450420A (en) | Error correction system for correcting errors generated in digital signals |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKLA | Lapsed |