CA1299293C - Methode de transformation d'adresses et dispositif de transfert d'adresses - Google Patents

Methode de transformation d'adresses et dispositif de transfert d'adresses

Info

Publication number
CA1299293C
CA1299293C CA000558338A CA558338A CA1299293C CA 1299293 C CA1299293 C CA 1299293C CA 000558338 A CA000558338 A CA 000558338A CA 558338 A CA558338 A CA 558338A CA 1299293 C CA1299293 C CA 1299293C
Authority
CA
Canada
Prior art keywords
address
bits
integrity
circuit
transform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA000558338A
Other languages
English (en)
Inventor
George J. Barlow
James W. Keeley
Chester M. Nibby, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Bull HN Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull HN Information Systems Inc filed Critical Bull HN Information Systems Inc
Priority to CA000558338A priority Critical patent/CA1299293C/fr
Application granted granted Critical
Publication of CA1299293C publication Critical patent/CA1299293C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
CA000558338A 1988-02-08 1988-02-08 Methode de transformation d'adresses et dispositif de transfert d'adresses Expired - Lifetime CA1299293C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000558338A CA1299293C (fr) 1988-02-08 1988-02-08 Methode de transformation d'adresses et dispositif de transfert d'adresses

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA000558338A CA1299293C (fr) 1988-02-08 1988-02-08 Methode de transformation d'adresses et dispositif de transfert d'adresses

Publications (1)

Publication Number Publication Date
CA1299293C true CA1299293C (fr) 1992-04-21

Family

ID=4137405

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000558338A Expired - Lifetime CA1299293C (fr) 1988-02-08 1988-02-08 Methode de transformation d'adresses et dispositif de transfert d'adresses

Country Status (1)

Country Link
CA (1) CA1299293C (fr)

Similar Documents

Publication Publication Date Title
US5513339A (en) Concurrent fault simulation of circuits with both logic elements and functional circuits
EP0109298B1 (fr) Mémoire d'ordinateur
US5323403A (en) Method and apparatus for maximizing process throughput
EP0323030A2 (fr) Traitement de données comportant la correction de groupes de données emmagasinés
EP0503770A1 (fr) Système de mémoire entrelacée pour multiprocesseur
US5331645A (en) Expandable digital error detection and correction device
US4799222A (en) Address transform method and apparatus for transferring addresses
US7054802B2 (en) Hardware-assisted design verification system using a packet-based protocol logic synthesized for efficient data loading and unloading
JPH07120312B2 (ja) バッファメモリ制御装置
US5495422A (en) Method for combining a plurality of independently operating circuits within a single package
US5283890A (en) Cache memory arrangement with write buffer pipeline providing for concurrent cache determinations
JPS62236038A (ja) 制御記憶装置
US5825204A (en) Apparatus and method for a party check logic circuit in a dynamic random access memory
JPS631984A (ja) 回路動作テスト装置
CA1299293C (fr) Methode de transformation d'adresses et dispositif de transfert d'adresses
JP3190700B2 (ja) アドレス変換装置
EP0380860A2 (fr) Ensemble de registres autosynchronisé
CN110941600A (zh) 数据库处理系统和用于卸载数据库操作的方法
JP2684752B2 (ja) 拡張記憶制御方式
US6229754B1 (en) Write through function for a memory
JP2002117696A (ja) メモリテスタ
JP2965585B2 (ja) キャッシュメモリ試験方式
JPH0439099B2 (fr)
JPH04191945A (ja) キャッシュメモリ制御方式
NO174758B (no) Fremgangsmaate for adresseomforming og anordning for overfoering av adresser

Legal Events

Date Code Title Description
MKLA Lapsed