CA1263760A - Dispositif de communication entre processeurs - Google Patents

Dispositif de communication entre processeurs

Info

Publication number
CA1263760A
CA1263760A CA000518736A CA518736A CA1263760A CA 1263760 A CA1263760 A CA 1263760A CA 000518736 A CA000518736 A CA 000518736A CA 518736 A CA518736 A CA 518736A CA 1263760 A CA1263760 A CA 1263760A
Authority
CA
Canada
Prior art keywords
message
port
communication
processor
communication processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000518736A
Other languages
English (en)
Inventor
Alan L. Davis
Shane V. Robison
Kenneth S. Stevens
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Schlumberger Technology Corp
Original Assignee
Schlumberger Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Schlumberger Technology Corp filed Critical Schlumberger Technology Corp
Application granted granted Critical
Publication of CA1263760A publication Critical patent/CA1263760A/fr
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17381—Two dimensional, e.g. mesh, torus
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/28—Routing or path finding of packets in data switching networks using route fault recovery
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/076—Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/006—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. wafer scale integration [WSI]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Quality & Reliability (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
CA000518736A 1985-09-27 1986-09-22 Dispositif de communication entre processeurs Expired CA1263760A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US78126585A 1985-09-27 1985-09-27
US781,265 1985-09-27

Publications (1)

Publication Number Publication Date
CA1263760A true CA1263760A (fr) 1989-12-05

Family

ID=25122202

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000518736A Expired CA1263760A (fr) 1985-09-27 1986-09-22 Dispositif de communication entre processeurs

Country Status (4)

Country Link
EP (1) EP0244443A4 (fr)
JP (1) JPS63501663A (fr)
CA (1) CA1263760A (fr)
WO (1) WO1987002155A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5781715A (en) * 1992-10-13 1998-07-14 International Business Machines Corporation Fault-tolerant bridge/router with a distributed switch-over mechanism

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2213027B (en) * 1987-12-01 1992-03-04 Texas Instruments Ltd A digital electronic system
US5134711A (en) * 1988-05-13 1992-07-28 At&T Bell Laboratories Computer with intelligent memory system
FR2638260B1 (fr) * 1988-10-26 1994-04-29 Onera (Off Nat Aerospatiale) Dispositifs de commutation et reseaux de communication de donnees pour systemes multiprocesseurs
CA2043505A1 (fr) * 1990-06-06 1991-12-07 Steven K. Heller Processeur massivement parallele comportant un systeme de transmission de messages a file d'attente
US5274782A (en) * 1990-08-27 1993-12-28 International Business Machines Corporation Method and apparatus for dynamic detection and routing of non-uniform traffic in parallel buffered multistage interconnection networks
US5404461A (en) * 1991-03-29 1995-04-04 International Business Machines Corp. Broadcast/switching apparatus for executing broadcast/multi-cast transfers over unbuffered asynchronous switching networks
US5444705A (en) * 1991-02-22 1995-08-22 International Business Machines Corp. Dual priority switching apparatus for simplex networks
US5654695A (en) * 1991-02-22 1997-08-05 International Business Machines Corporation Multi-function network
EP0505782A3 (en) * 1991-03-29 1993-11-03 Ibm Multi-function network
EP0505780A3 (en) * 1991-03-29 1993-11-03 Ibm Priority broadcast and multi-cast for unbuffered multi-stage network
EP0506135A3 (en) * 1991-03-29 1993-11-03 Ibm Multi-sender/switching apparatus for status reporting over unbuffered asynchronous multi-stage networks
JP3698761B2 (ja) * 1995-07-19 2005-09-21 富士通株式会社 情報転送方法及び情報転送装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3308436A (en) * 1963-08-05 1967-03-07 Westinghouse Electric Corp Parallel computer system control
US3805234A (en) * 1972-07-31 1974-04-16 Westinghouse Electric Corp Digital data transmission system
US4270170A (en) * 1978-05-03 1981-05-26 International Computers Limited Array processor
BE886129A (fr) * 1979-11-21 1981-05-13 Bfg Glassgroup Dispositif pour le traitement d'articles en matiere : vitreuse
US4412285A (en) * 1981-04-01 1983-10-25 Teradata Corporation Multiprocessor intercommunication system and method
US4583161A (en) * 1981-04-16 1986-04-15 Ncr Corporation Data processing system wherein all subsystems check for message errors
US4468727A (en) * 1981-05-14 1984-08-28 Honeywell Inc. Integrated cellular array parallel processor
US4503501A (en) * 1981-11-27 1985-03-05 Storage Technology Corporation Adaptive domain partitioning of cache memory space
JPS5945527A (ja) * 1982-09-07 1984-03-14 Hitachi Ltd バス制御方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5781715A (en) * 1992-10-13 1998-07-14 International Business Machines Corporation Fault-tolerant bridge/router with a distributed switch-over mechanism

Also Published As

Publication number Publication date
EP0244443A1 (fr) 1987-11-11
JPS63501663A (ja) 1988-06-23
WO1987002155A1 (fr) 1987-04-09
EP0244443A4 (fr) 1989-06-21

Similar Documents

Publication Publication Date Title
US4922408A (en) Apparatus for multi-processor communications
US5218676A (en) Dynamic routing system for a multinode communications network
US11640362B2 (en) Procedures for improving efficiency of an interconnect fabric on a system on chip
US4663706A (en) Multiprocessor multisystem communications network
US7706361B2 (en) Reconfigurable, fault tolerant, multistage interconnect network and protocol
US4032899A (en) Apparatus and method for switching of data
Shin HARTS: A distributed real-time architecture
US7706275B2 (en) Method and apparatus for routing data in an inter-nodal communications lattice of a massively parallel computer system by employing bandwidth shells at areas of overutilization
CA1263760A (fr) Dispositif de communication entre processeurs
US7061929B1 (en) Data network with independent transmission channels
EP0821816B1 (fr) Mecanisme d'acheminement adaptatif pour reseau d'interconnexion toro dal
US4979100A (en) Communication processor for a packet-switched network
KR100219350B1 (ko) 분산된 노드 사이 스위칭과 분리된 데이터/제어 메시지 처리를 갖는 다중 노드 네트워크
US7643477B2 (en) Buffering data packets according to multiple flow control schemes
US5293377A (en) Network control information without reserved bandwidth
US20100191890A1 (en) Globally Unique Transaction Identifiers
US20080107105A1 (en) System and method for communicating on a richly connected multi-processor computer system using a pool of buffers for dynamic association with a virtual channel
US6975626B1 (en) Switched network for low latency communication
CN116235469A (zh) 网络芯片和网络设备
US7065580B1 (en) Method and apparatus for a pipelined network
JPH10124472A (ja) 多ノードｓｃｉコンピュータシステムの経路指定方法
EP0294890A2 (fr) Sytème de traitement de données
JPH06266684A (ja) プロセッサ間ルーティング方式
Shin Harts: A distributed real-time architecture
Chen et al. A hybrid interconnection network for integrated communication services

Legal Events

Date Code Title Description
MKLA Lapsed