CA1252576A - Sequential array logic - Google Patents

Sequential array logic

Info

Publication number
CA1252576A
CA1252576A CA000500423A CA500423A CA1252576A CA 1252576 A CA1252576 A CA 1252576A CA 000500423 A CA000500423 A CA 000500423A CA 500423 A CA500423 A CA 500423A CA 1252576 A CA1252576 A CA 1252576A
Authority
CA
Canada
Prior art keywords
input
output
address
array
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000500423A
Other languages
English (en)
French (fr)
Inventor
Kenneth A. Pearson
Larry R. Zucker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1252576A publication Critical patent/CA1252576A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
CA000500423A 1985-04-30 1986-01-27 Sequential array logic Expired CA1252576A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US728,719 1985-04-30
US06/728,719 US4766532A (en) 1985-04-30 1985-04-30 Sequential array logic

Publications (1)

Publication Number Publication Date
CA1252576A true CA1252576A (en) 1989-04-11

Family

ID=24928020

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000500423A Expired CA1252576A (en) 1985-04-30 1986-01-27 Sequential array logic

Country Status (5)

Country Link
US (1) US4766532A (enExample)
EP (1) EP0199890B1 (enExample)
JP (1) JPS61252714A (enExample)
CA (1) CA1252576A (enExample)
DE (1) DE3678324D1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5042004A (en) * 1986-03-06 1991-08-20 Advanced Micro Devices, Inc. Programmable logic device with subroutine stack and random access memory
US5068782A (en) * 1987-02-02 1991-11-26 Unisys Corp. Accessing control with predetermined priority based on a feedback arrangement
US5291615A (en) * 1988-08-11 1994-03-01 Kabushiki Kaisha Toshiba Instruction pipeline microprocessor
JPH04106738U (ja) * 1991-02-27 1992-09-14 矢崎総業株式会社 ガソリン検知装置
US12014129B2 (en) * 2020-09-25 2024-06-18 Intel Corporation Circuit design visibility in integrated circuit devices

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3983538A (en) * 1974-05-01 1976-09-28 International Business Machines Corporation Universal LSI array logic modules with integral storage array and variable autonomous sequencing
US4075707A (en) * 1976-05-21 1978-02-21 Xerox Corporation Programmed device controller
FR2396468A1 (fr) * 1977-06-30 1979-01-26 Ibm France Perfectionnement aux reseaux logiques programmables
JPS558135A (en) * 1978-07-04 1980-01-21 Mamoru Tanaka Rewritable programable logic array
FR2440657A1 (fr) * 1978-10-31 1980-05-30 Ibm France Perfectionnement aux reseaux logiques programmables a fonctions multiples
US4357678A (en) * 1979-12-26 1982-11-02 International Business Machines Corporation Programmable sequential logic array mechanism

Also Published As

Publication number Publication date
EP0199890A2 (en) 1986-11-05
JPH0250654B2 (enExample) 1990-11-05
JPS61252714A (ja) 1986-11-10
US4766532A (en) 1988-08-23
EP0199890A3 (en) 1988-06-08
EP0199890B1 (en) 1991-03-27
DE3678324D1 (de) 1991-05-02

Similar Documents

Publication Publication Date Title
US4336601A (en) Rewritable programmable logic array
US5787458A (en) Content addressable memory of a simple construction capable of retrieving a variable word length data
US5021951A (en) Data Processor
US4151611A (en) Power supply control system for memory systems
US4831522A (en) Circuit and method for page addressing read only memory
US4930100A (en) Programmable pulse input/output processing unit having register types specified by instructions
US4045779A (en) Self-correcting memory circuit
US4831586A (en) Content-addressed memory
US4348737A (en) Multiple-function programmable logic arrays
US7793033B2 (en) Serial memory comprising means for protecting an extended memory array during a write operation
CA1252576A (en) Sequential array logic
US4603399A (en) Data processing apparatus for address substitution
US5003202A (en) Coincidence extendable programmable logic device
US5265048A (en) Semiconductor storage device and method of accessing the same
KR950014901B1 (ko) 다중 로우 및/또는 컬럼을 가변적으로 선택하는 어드레스 디코더 및 이 디코더를 사용한 반도체 기억 장치
JP2588936B2 (ja) 半導体記憶装置
US4500961A (en) Page mode memory system
US6567942B1 (en) Method and apparatus to reduce the size of programmable array built-in self-test engines
US5132570A (en) Extended logical scale structure of a programmable logic array
US5379410A (en) Data generating apparatus generating consecutive data and having a data skip scheme and a method of operating the same
US4841487A (en) Semiconductor memory device with address generator
US4336602A (en) Network for generating modified microcode addresses
US5572198A (en) Method and apparatus for routing in reduced switch matrices to provide one hundred percent coverage
US6006305A (en) Method and architecture for non-sequentially programming one-time programmable memory technology without initially erasing the memory
US4675843A (en) Programmable logic controller

Legal Events

Date Code Title Description
MKEX Expiry