CA1246222A - Hardware modeling system and method for simulating portions of electrical circuits - Google Patents

Hardware modeling system and method for simulating portions of electrical circuits

Info

Publication number
CA1246222A
CA1246222A CA000503049A CA503049A CA1246222A CA 1246222 A CA1246222 A CA 1246222A CA 000503049 A CA000503049 A CA 000503049A CA 503049 A CA503049 A CA 503049A CA 1246222 A CA1246222 A CA 1246222A
Authority
CA
Canada
Prior art keywords
test data
circuit
memory
hardware modeling
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000503049A
Other languages
English (en)
French (fr)
Inventor
Ronald R. Beck
Michael E. Stanbro
Eric J. Thomsen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mentor Graphics Corp
Original Assignee
Mentor Graphics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mentor Graphics Corp filed Critical Mentor Graphics Corp
Application granted granted Critical
Publication of CA1246222A publication Critical patent/CA1246222A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Load-Engaging Elements For Cranes (AREA)
  • Transplanting Machines (AREA)
  • Manipulator (AREA)
CA000503049A 1985-03-01 1986-02-28 Hardware modeling system and method for simulating portions of electrical circuits Expired CA1246222A (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US70749785A 1985-03-01 1985-03-01
US707,497 1985-03-01
US83283886A 1986-02-27 1986-02-27
US832,838 1986-02-27

Publications (1)

Publication Number Publication Date
CA1246222A true CA1246222A (en) 1988-12-06

Family

ID=27107899

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000503049A Expired CA1246222A (en) 1985-03-01 1986-02-28 Hardware modeling system and method for simulating portions of electrical circuits

Country Status (5)

Country Link
EP (1) EP0214241B1 (enExample)
JP (1) JPS63500001U (enExample)
CA (1) CA1246222A (enExample)
DE (1) DE3672170D1 (enExample)
WO (1) WO1986005298A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3808649A1 (de) * 1988-03-15 1989-10-05 Nixdorf Computer Ag Steuereinrichtung fuer ein elektrisches bzw. elektromechanisches geraet
DE3809771A1 (de) * 1988-03-23 1989-10-05 Bodenseewerk Geraetetech Verfahren zur systemverifikation mit hilfe von computerunterstuetzten entwicklungswerkzeugen
GB8902982D0 (en) * 1989-02-10 1989-03-30 Plessey Co Plc Machine for circuit design
DE3922022A1 (de) * 1989-07-05 1991-01-17 Bodenseewerk Geraetetech Verfahren zur simulation eines elektrischen systems bei der rechnergestuetzten entwicklung elektrischer systeme
WO1992021092A1 (en) * 1991-05-10 1992-11-26 Racal-Redac, Inc. Hardware modeler with simultaneous model execution, shared memory and multiple height cartridge capability
DE102008022132A1 (de) 2008-05-05 2009-11-19 Airbus Deutschland Gmbh Verfahren zum Konfigurieren einer Testeinrichtung, Testverfahren und Testeinrichtung
WO2013167633A1 (en) 2012-05-09 2013-11-14 Basf Se Acrylamide compounds for combating invertebrate pests

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4590581A (en) 1983-05-09 1986-05-20 Valid Logic Systems, Inc. Method and apparatus for modeling systems of complex circuits

Also Published As

Publication number Publication date
JPS63500001U (enExample) 1988-07-28
DE3672170D1 (de) 1990-07-26
EP0214241A1 (en) 1987-03-18
EP0214241B1 (en) 1990-06-20
WO1986005298A1 (en) 1986-09-12

Similar Documents

Publication Publication Date Title
US4744084A (en) Hardware modeling system and method for simulating portions of electrical circuits
US4937827A (en) Circuit verification accessory
US4656632A (en) System for automatic testing of circuits and systems
US7072825B2 (en) Hierarchical, network-based emulation system
EP0216533B1 (en) Computer-based instrument system
US6785873B1 (en) Emulation system with multiple asynchronous clocks
US7366652B2 (en) Method of programming a co-verification system
Pfister The yorktown simulation engine: Introduction
JP4125675B2 (ja) タイミングに鈍感なグリッチのない論理システムおよび方法
US5353243A (en) Hardware modeling system and method of use
Chisciotti Design of a high-speed data buffer based on DDR memories for real-time processing of hyperspectral data and its implementation in a radiation-tolerant FPGA
US4066882A (en) Digital stimulus generating and response measuring means
WO2023273521A1 (zh) 一种面向soc芯片的多时钟域并发测试系统及其测试方法
US20040254906A1 (en) Resource board for emulation system
JP4102752B2 (ja) Ｖｃｄ−オン−デマンドのシステムおよび方法
CA1246222A (en) Hardware modeling system and method for simulating portions of electrical circuits
US6810373B1 (en) Method and apparatus for modeling using a hardware-software co-verification environment
JPH01158570A (ja) ハードウェアモデリングシステム及びそれを用いた電子回路シミュレーション方法
Crowell et al. Design of the VAX 4000 Model 400, 500, and 600 Systems
Sowmya et al. A system verilog approach for verification of memory controller
Fawcett Designing PCI bus interfaces with programmable logic
EP0230219A2 (en) Apparatus for testing a data processing system
Siddiqui System-on-Chip (SoC) emulation
Hay New strategies for bus-structured PCB testing
Greenfield A high speed active bus protocol and VLSI implementation

Legal Events

Date Code Title Description
MKEX Expiry