CA1242284A - Controle de multitraitement pour ordinateur vectoriel - Google Patents

Controle de multitraitement pour ordinateur vectoriel

Info

Publication number
CA1242284A
CA1242284A CA000521180A CA521180A CA1242284A CA 1242284 A CA1242284 A CA 1242284A CA 000521180 A CA000521180 A CA 000521180A CA 521180 A CA521180 A CA 521180A CA 1242284 A CA1242284 A CA 1242284A
Authority
CA
Canada
Prior art keywords
memory
ports
references
bank
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000521180A
Other languages
English (en)
Inventor
Steve S. Chen
Alan J. Schiffleger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cray Research LLC
Original Assignee
Cray Research LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CA000452654A external-priority patent/CA1218754A/fr
Application filed by Cray Research LLC filed Critical Cray Research LLC
Priority to CA000521180A priority Critical patent/CA1242284A/fr
Application granted granted Critical
Publication of CA1242284A publication Critical patent/CA1242284A/fr
Expired legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
CA000521180A 1983-04-25 1986-10-22 Controle de multitraitement pour ordinateur vectoriel Expired CA1242284A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000521180A CA1242284A (fr) 1983-04-25 1986-10-22 Controle de multitraitement pour ordinateur vectoriel

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US48808383A 1983-04-25 1983-04-25
US488,083 1983-04-25
CA000452654A CA1218754A (fr) 1983-04-25 1984-04-24 Systeme de commande pour multiprocesseur vectoriel
CA000521180A CA1242284A (fr) 1983-04-25 1986-10-22 Controle de multitraitement pour ordinateur vectoriel

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA000521180A Division CA1242284A (fr) 1983-04-25 1986-10-22 Controle de multitraitement pour ordinateur vectoriel

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CA000521180A Division CA1242284A (fr) 1983-04-25 1986-10-22 Controle de multitraitement pour ordinateur vectoriel

Publications (1)

Publication Number Publication Date
CA1242284A true CA1242284A (fr) 1988-09-20

Family

ID=25670367

Family Applications (2)

Application Number Title Priority Date Filing Date
CA000521181A Expired CA1228675A (fr) 1983-04-25 1986-10-22 Multiprocesseur vectoriel pour ordinateur
CA000521180A Expired CA1242284A (fr) 1983-04-25 1986-10-22 Controle de multitraitement pour ordinateur vectoriel

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CA000521181A Expired CA1228675A (fr) 1983-04-25 1986-10-22 Multiprocesseur vectoriel pour ordinateur

Country Status (1)

Country Link
CA (2) CA1228675A (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5142638A (en) * 1989-02-07 1992-08-25 Cray Research, Inc. Apparatus for sharing memory in a multiprocessor system
US5202970A (en) * 1989-02-07 1993-04-13 Cray Research, Inc. Method for sharing memory in a multiprocessor system
US5206952A (en) * 1990-09-12 1993-04-27 Cray Research, Inc. Fault tolerant networking architecture

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5142638A (en) * 1989-02-07 1992-08-25 Cray Research, Inc. Apparatus for sharing memory in a multiprocessor system
US5202970A (en) * 1989-02-07 1993-04-13 Cray Research, Inc. Method for sharing memory in a multiprocessor system
US5206952A (en) * 1990-09-12 1993-04-27 Cray Research, Inc. Fault tolerant networking architecture

Also Published As

Publication number Publication date
CA1228675A (fr) 1987-10-27

Similar Documents

Publication Publication Date Title
US4901230A (en) Computer vector multiprocessing control with multiple access memory and priority conflict resolution method
US4636942A (en) Computer vector multiprocessing control
US4661900A (en) Flexible chaining in vector processor with selective use of vector registers as operand and result registers
CA1218754A (fr) Systeme de commande pour multiprocesseur vectoriel
US4754398A (en) System for multiprocessor communication using local and common semaphore and information registers
US5434970A (en) System for distributed multiprocessor communication
CA1256583A (fr) Controle de l'acces a la memoire dans un multiprocesseur
US5155854A (en) System for arbitrating communication requests using multi-pass control unit based on availability of system resources
US5970510A (en) Distributed memory addressing system
US5375215A (en) Multiprocessor system having shared memory divided into a plurality of banks with access queues corresponding to each bank
US5469549A (en) Computer system having multiple asynchronous processors interconnected by shared memories and providing fully asynchronous communication therebetween
EP0223413B1 (fr) Traitement d'interruptions dans un système ordinateur multiprocesseur
US5165038A (en) Global registers for a multiprocessor system
EP0402891A2 (fr) Système muliprocesseur avec pipelines pour vecteurs
US5586289A (en) Method and apparatus for accessing local storage within a parallel processing computer
US5526487A (en) System for multiprocessor communication
CA1242284A (fr) Controle de multitraitement pour ordinateur vectoriel
Männer et al. The Heidelberg POLYP—A flexible and fault-tolerant poly-processor
RU2042193C1 (ru) Вычислительная система
Liou Design of pipelined memory systems for decoupled architectures
JP2643116B2 (ja) 主記憶制御装置
SU618733A1 (ru) Микропроцессор дл вводавывода данных
Pai Development of a low-latency scalar communication routine on message-passing architectures
GB2138183A (en) Multi-processor system
IE901531A1 (en) Method and means for arbitrating communication requests¹using a system control unit in a multiprocessing system

Legal Events

Date Code Title Description
MKEX Expiry