CA1223079A - Processeur de donnees a point d'arret reglable pour minimiser le temps systeme - Google Patents
Processeur de donnees a point d'arret reglable pour minimiser le temps systemeInfo
- Publication number
- CA1223079A CA1223079A CA000478805A CA478805A CA1223079A CA 1223079 A CA1223079 A CA 1223079A CA 000478805 A CA000478805 A CA 000478805A CA 478805 A CA478805 A CA 478805A CA 1223079 A CA1223079 A CA 1223079A
- Authority
- CA
- Canada
- Prior art keywords
- instruction
- breakpoint
- response
- data processor
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Debugging And Monitoring (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US62506584A | 1984-06-27 | 1984-06-27 | |
US625,065 | 1984-06-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1223079A true CA1223079A (fr) | 1987-06-16 |
Family
ID=24504429
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000478805A Expired CA1223079A (fr) | 1984-06-27 | 1985-04-11 | Processeur de donnees a point d'arret reglable pour minimiser le temps systeme |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0188437A1 (fr) |
CA (1) | CA1223079A (fr) |
WO (1) | WO1986000443A1 (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2505950B2 (ja) * | 1991-05-13 | 1996-06-12 | インターナショナル・ビジネス・マシーンズ・コーポレイション | ハ―ドウェア支援ブレ―クポイント・システム |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3731283A (en) * | 1971-04-13 | 1973-05-01 | L Carlson | Digital computer incorporating base relative addressing of instructions |
GB1442665A (en) * | 1972-12-14 | 1976-07-14 | Siemens Ag | Data processing systems |
US3937938A (en) * | 1974-06-19 | 1976-02-10 | Action Communication Systems, Inc. | Method and apparatus for assisting in debugging of a digital computer program |
US4041471A (en) * | 1975-04-14 | 1977-08-09 | Scientific Micro Systems, Inc. | Data processing system including a plurality of programmed machines and particularly including a supervisor machine and an object machine |
US4080650A (en) * | 1976-07-28 | 1978-03-21 | Bell Telephone Laboratories, Incorporated | Facilitating return from an on-line debugging program to a target program breakpoint |
US4293950A (en) * | 1978-04-03 | 1981-10-06 | Nippon Telegraph And Telephone Public Corporation | Test pattern generating apparatus |
US4493027A (en) * | 1981-05-22 | 1985-01-08 | Data General Corporation | Method of performing a call operation in a digital data processing system having microcode call and return operations |
-
1985
- 1985-04-11 CA CA000478805A patent/CA1223079A/fr not_active Expired
- 1985-04-16 EP EP19850902286 patent/EP0188437A1/fr not_active Withdrawn
- 1985-04-16 WO PCT/US1985/000672 patent/WO1986000443A1/fr unknown
Also Published As
Publication number | Publication date |
---|---|
WO1986000443A1 (fr) | 1986-01-16 |
EP0188437A1 (fr) | 1986-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4635193A (en) | Data processor having selective breakpoint capability with minimal overhead | |
US4524415A (en) | Virtual machine data processor | |
EP0128156B1 (fr) | Validation de version de processeur de donnees | |
US4566063A (en) | Data processor which can repeat the execution of instruction loops with minimal instruction fetches | |
US4488228A (en) | Virtual memory data processor | |
JP3683230B2 (ja) | データ処理装置、命令セット切換方法、データ処理アーキテクチャおよびデータ処理装置作動方法 | |
US4710866A (en) | Method and apparatus for validating prefetched instruction | |
EP0537309B1 (fr) | Systeme et procede de preservation de l'atomicite d'une instruction de source dans un code de programme traduit | |
US6965984B2 (en) | Data processing using multiple instruction sets | |
US4933941A (en) | Apparatus and method for testing the operation of a central processing unit of a data processing system | |
US20070136565A1 (en) | Stack underflow debug with sticky base | |
KR20070121701A (ko) | 서브루틴 복귀 메카니즘 선택 | |
EP0402856B1 (fr) | Système de commande d'exécution d'instruction | |
CA1222323A (fr) | Methode et appareil de verification de valeurs limitees signees et non signees | |
US4740889A (en) | Cache disable for a data processor | |
JP3707581B2 (ja) | 自己整合スタック・ポインタを有するデータ処理システムおよびその方法 | |
US4757445A (en) | Method and apparatus for validating prefetched instruction | |
KR20040005992A (ko) | 다중 명령어 세트 시스템에서의 미처리된 연산 처리 | |
JPH0658630B2 (ja) | データ処理装置 | |
CA1223079A (fr) | Processeur de donnees a point d'arret reglable pour minimiser le temps systeme | |
US4742449A (en) | Microsequencer for a data processing system using a unique trap handling technique | |
US5673391A (en) | Hardware retry trap for millicoded processor | |
AU1490888A (en) | Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units | |
CA1233271A (fr) | Circuit d'invalidation d'antememoire pour processeur de donnees | |
JPH0668725B2 (ja) | データ処理システムにおける割込条件に応答する装置及び非同期割込条件に応答する方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKEX | Expiry |