CA1201226A - Method and apparatus for controlling distributed electrical loads - Google Patents
Method and apparatus for controlling distributed electrical loadsInfo
- Publication number
- CA1201226A CA1201226A CA000480672A CA480672A CA1201226A CA 1201226 A CA1201226 A CA 1201226A CA 000480672 A CA000480672 A CA 000480672A CA 480672 A CA480672 A CA 480672A CA 1201226 A CA1201226 A CA 1201226A
- Authority
- CA
- Canada
- Prior art keywords
- data
- switch
- central controller
- control means
- transceiver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Selective Calling Equipment (AREA)
Abstract
METHOD AND APPARATUS FOR CONTROLLING
DISTRIBUTED ELECTRICAL LOADS
ABSTRACT OF THE DISCLOSURE
An apparatus for controlling distributed electrical loads including a microprocessor based central controller coupled via a twisted pair bidirectional data line to a plurality of microcomputer based transceiver decoders. Each transceiver decoder is coupled to a plurality of relays, each relay associated with a particulary load to be controlled. Override switches and sensores, coupled to transceiver decoders provide overrride request and information related to ambient conditions at the site of a load. A user defined data base includes sub-sets of relays called sectors, patterns of relay states, remote switches, a time dependent schedule and conditioin responses. A communication protocall and arbiration scheme provide for interactive communication between the central controller and each transceiver decoder with interfacing with the operation of any other transceiver decoder. Enhanced data storage capacity is achieved through dynamic allocation of memory space for pattern data.
DISTRIBUTED ELECTRICAL LOADS
ABSTRACT OF THE DISCLOSURE
An apparatus for controlling distributed electrical loads including a microprocessor based central controller coupled via a twisted pair bidirectional data line to a plurality of microcomputer based transceiver decoders. Each transceiver decoder is coupled to a plurality of relays, each relay associated with a particulary load to be controlled. Override switches and sensores, coupled to transceiver decoders provide overrride request and information related to ambient conditions at the site of a load. A user defined data base includes sub-sets of relays called sectors, patterns of relay states, remote switches, a time dependent schedule and conditioin responses. A communication protocall and arbiration scheme provide for interactive communication between the central controller and each transceiver decoder with interfacing with the operation of any other transceiver decoder. Enhanced data storage capacity is achieved through dynamic allocation of memory space for pattern data.
Description
~2~ 26 METHOD AND APPARATUS FOR CONTROLLING
DISTRIBUTED ELECTRICAL LOADS
-SPECIFICATION
Introduction This application is a division of Canadian Serial No. 363,244 filed October 2~, 1980.
This invention generally relates to methods and apparatus for controlliny distributed electrical loads. This invention also relates to novel components, combinations and subcombinations capable of implementing such control. More particularly, it relates to a programmable microprocessor based system having a central controller under program control which communicates with plural distributed microprocessor-based transceiver decoders (also referrred to as transceivers) connected together through a common communication channel (e.g. an unshielded twisted pair of wires in the presently preferred embodiment). Remotely located switches and/or sensor devices can be employed throughout the system for modifying the nominally defined time-dependent schedule of load control functions and for rendering the system condition responsive Control inputs may also be received at the central processor site via telephone connections. As disclosed in the presently preferred, nonlimiting, 41D~ 34 specific exemplary embodiment; the system is used to control the distributed lighting loads throughout a building, cluster of related buildings, a building site, etc. However, the system is capable of controlling virtually any type of electrical load according to a user defined schedule and/or according to conditions sensed at remote locations. Such loads could include heating systems, air-conditioning systems, etc.
Programmable electrical load control systems of this general type have been known and proposed heretofore by the applicants and/or their assingee.
For example, a microprocessor based distributed control system for lighting loads in a building was disclosed by T. K. McGowan and G.E. Feiker in an article entitled "A New Approach to Lighting System Control" published in the journal of IES, October 1976 (pages 38-43) and a subsequent discussion of this article by others appears at pages 125-126 of the January 1977 issue of that Journal.
An early approach is described in two commonly assigned, U.S. patents:
a. U.S. Patent No. 4,173,754 - issued Movember 6, 1979 - Feiker, entitled "Distribution Control System", and b. U.S. Patent No. 4,185,272 - issued January 22, 1980 - Feiker, entitled "Distribution Control System".
Feiker was instrumental in having a first rudimentary lighting control system developed and installed in a single room at the Nela Park Plant of General Electric in Cleveland, Onio. Some o the actual design work was done by C. Eichelberger for this first rudimentary lighting control. This installation is described in the article entitled "A
New Approach to Lighting System Control" by T. K.
McGowan and G. Æ. Feiker along with some projections of alternative ways to achieve similar results.
A system for reducing noise error was developed and is the subject matter of U.S. Patent No. 4,091,361 - issued May 23, 1978 - entitled "Noise-Immune Carrier Current Actuated Control";
naming Charles W. Eichelberger and Philip M. Garrett inventors.
Based on a substantially different approach to lighting control, the present applicants designed and installed an experimental "first generation"
system which incorporates several improvements. This first generation system and several features thereof are described in the following commonly assigned United States patents:
a U.S. Patent No. 4,213,182 - issued July 15, 1980, entitled "Programmable Energy Load Controller System & Methods' and naming Charles W.
Eichelberger and Edwar-d B. Miller as inventors;
b. U.S. Patent 4,167,786 - issued September 11, 1979, entitled "Load Control Processor"
and naming Edward B. Miller and Charles I.
Eichelberger as inventors;
c. U.S. Patent No. 4,196,360, issued 25 April 1, 1980, entitled "Inter-face Driver Circuit" and naming Edward B. Miller and Charles W. Eichelberger as inventors;
d. U.S. Patent 4,168,531 - issued September 18, 1979 - entitled "Programmable Real Time Clock" and naming Edward B. Miller and Charles W.
Eichelberger as inventors;
While the prior art load control systems just referenced have been successfully operated at an experimental test site so as to produce significant energy savings which permit the cost of such a system to be recovered in a very short time, operating z~
experience with these earlier prior art systems has also revealed several areas where further significant improvements in operating convenience and capability would be highly advantageous. We have now discovered many such improved features which are incorporated in the "second generation" control system of this invention.
One of the primary commercia:L applications for programmable load control is for the control of lighting, particularly for large office buildings, or groups of office buildings. Effective lighting control requires achieving the right amount of light where it is needed and when it is needed. Energy and money are wasted when there is too much or too little light for a particular task, when lights are on where not needed and when lights are not on when needed. In a typical office, lighting accounts for 30-40% of the total electrical load and in many cases a substantial amount of this light is wasted by having lights on when not needed or on at higher levels than required.
In addition to energy savings, better lighting control can increase flexibility in future use of office space. Control of individual fixtures can allow offices, classrooms or other space to be rearranged and partitions move without expense, hard wiring changes. With adequate control, ceiling systems can remain unchanged even when work areas are rearranged. Furthermore, the ability to control individual fixtures also permits finely tuned lighting arrangements for differen-t activities, for example, normal lighting or desk work; reduced lighting for conferences; and dim lighting for slides, security lighting, etc.
Since lighting relates to people and tasks, the ability to control lighting can be used to control the use of space. For example, unwanted use of an area can be minimized by not allowing the lighting to be controlled by unauthorized personnel. Thus, the use of conference rooms can be curtailed for unauthorized meetings or as temporary work areas for tasks which should be performed in offices.
In a typical office building, using circuit breaker control, around 6:00 a.m. when people start arriving, the lights on each floor would be turned on by the first person to arrive. The lights would stay on, at full intensity all day. About 6:30 p.m. when most offices are empty, a guard would begin to switch off lights. A cleaning crew would begin work about this time and hopefully switches off each floor as they finish. By 11:30 p.m. when the cleaning crew is finished, all lights should be off. This scenario for a typical office building inherently includes a significant degree of energy waste. For example, lights are on when people are not in the area, near the beginning of each working day and during lunch Z0 hours. There is no way to provide a lower light level for tasks which do not require strong lighting. It may be appropriate that cleaning and maintenance chores in the evening be performed at a lower light level than could be used for the routine work of office workers during the day. In addition, the amount of daylight near window areas is not taken into account. It is not necessary to light areas near windows to the same extent that more internal office areas must be lit.
The programmable load control system as set forth herein allows for control over these built-in energy wasting situations. It calls for the automatic sllutting off of lights during the programmed non-use times while permitting selected overrides for providing light in the immediate area of a person working outside his normal hours. It allows light levels to be altered in accordance with a predefined ~2~
schedule such what tasks performed at or during preset times requiring a lower light level than normal will not waste power. Furthermore, in areas near windows,where daylight adds a substantial amount of light, a photo relay is used to automaticaliy reduce lighting levels when adequate sunlight is available.
The difference in energy cost for the normal electrical load for a typical office building and that for a building controlled by the present invention is substantial. A typical payback time for the cost of installation of the control system is 1-2 years.
The presently described system for distributed electrical load control for lighting provides a degree of flexibility and economy not previously available with any prior system. It uses mechanically latching relays to control groups of lighting fixtures or other loads. These relays are turned on or of by a 24-volt pulse. However, the relays are not hard wired to manual switches, time switches, photocells, etc. All control comes from a central controller, through a data line to a transceiver decoder associated with the relay to be operated.
The central controller utilized in the present system is micro-computer based and has an internal program providing the function of a user programmable load control system. It incorporates a 7-day clock and provides minute-by-minute control of the entire load system including up to 8000 separate relays according to a predetermined schedule when operating in its automatic mode. The data format selected would allow the use of up to 16,000 relays.
However, the memory space available in the memories selected for this presently preferred embodiment limits the number of relays to 8,000. A load control schedule can be entered manually through a keyboard or by reading mark-sense cards through a cardreader. In addition to the automatic schedule, any lighting circuit can be controlled manually from the keyboard of the central controller when operating in its manual mode. The central controller also provides monitoring of the system and can display the on/off state of eachrelay. If hard copy records are desired, the controller can print data out through a standard printer.
A low voltage twisted pair data line running throughout a building under load control forms a communication channel which connects the central controller to a plurality of transceiver decoders and provides for two-way (bi-directional) communications between the controller and each of the transceiver decoders.
Up to 32 relays are coupled to each transceiver decoder. Each relay turns on and off a particular load in response to a command from the central controller, propagated through the data line to its associated transceiver decoder. The transceiver decoder is generally located near the loads to be controlled by its relays so as to minimize the amount of hard wiring needed. The transceiver decoder receives a signal from the central controller over the data line when one of its relays is to be opened or closed and transmits an activating pulse to the relay.
Communication between the controller and each of the transceivers is bi-directional. Each transceiver decoder can send a message to the controller requesting that the controller issue a command to alter the state of a particular load.
Each transceiver decoder has switchleg inputs which can be connected to manually operable or condition responsive switches, either of the momentary or maintained contact type. Each switch can control "on" or "off" a designated subset of lighting control relays, known as a sector, anywhere in the building.
This is accomplished by activating a switch causing the transceiver decoder to send a signal throush the a line to the central controller. The central controller interprets that signal and determines which relays require activation and in turn sends a signal to the transceiver decoder involved for actuating the relays associated with the lights to be turned on or off. Automatically actuated switches such as photo-relays can be connected to a switchleg input of a transceiver decoder for condition responsive automatic control such as fire and smoke detection.
Analog sensors such as thermistors or photo-transistors can be wired to a transceiver decoder through an analog sensor input circuit in each transceiver decoder. These analog sensing devices are interrogated polled) by the central controller which may decide to send a command to a transceiver decoder to operate selected relays. The analog sensor enhance the condition responsive capability of the system. Any condition that can be sensed and transformed into a variable impedance or variable voltage condition can be polled by the central controller so as to make the system responsive to that condition.
The central controller can also accept manual override from a standard telephone of those sectors that have been user defined to have "priority"
status. By connecting the telephone system to the central controller, any group of relays can be controlled by any TouchtoneTM or push-button telephone (with appropriate interface equipment a standard dial telephone access is possible).
The system is highly adaptable to chanyes in space utilization and to personnel shiEts. SimpLy by altering the data base originally defined by the user, time dependent schedule changes can be made, different subsets of loads to be controlled simu:Ltaneously can be defined and switches can be programmed to control different loads. This flexibility is achieved by the entry of new data to replace previously entered data.
Such data replacement can be accomplished either by reading cards or by making keyboard entries and does not require expensive re-wiring. The system can be easily expanded by extending the twisted pair data line and adding more transceiver decoders without affecting the existing installation. For excessively long data lines, repeaters (boosters) can be used.
Therefore there is no practical limitation of system size other than the address space of the data structure (a ten bit address specifies 102~ unique devices). More than 1024 transceiver decoders can be used if multiple transceiver decoders are to respond .o an identical address.
In the earlier referenced prior art systems, the central controller was generally in one way communication with the remote distributed receiver/decoders which, in turn, controlled a bank of up to 16 relays. however, the present second generation system of this invention now provides for bi-directional data communication between the central controller and plural remote distributed transceiver decoder units which can each control a plurality ox relays. Furthermore, provisions are now made for remotely located switchlegs connected to any desired transceiver decoder as remote inputs to the central controller. That is, the actuation of a specific remotely located switchleg will cause a unique signal to be transmitted back to the central controller. The controller, in turn, will interpret such actuation in accordance with a desired programmable function.
Typically, such a remote switchleg might be used by the controller to modify the lighting :Load in a predetermined area of the building. However, with subsequent reorganization of furniture, office walls, etc., the particular sector of lighting load affected by the switchleg can be redefined (i.e., different relays associated with a sector number) as desired.
Furthermore, the function controlled by such a remote switchleg could be re-programmed at will to control other lighting loads remote from the switchleg, heating or air conditioning loads, or any other control functions as might be appropriate.
Bi-directional communication with the central proces.sor also permits the use of remotely located electrical sensors (i.e., photocells, thermisters, etch) so as to remotely control selected, programmable functions. For example, light sensors at the periphery of a building might be used to control the lighting load at the periphery of the building in response to ambient light levels incident through transparent window panes or the like. Proximity sensors might also be used to control loads as a function of human presence.
The microprocessors used in the present exemplary embodiment of this invention (one microprocessor in each transceiver decoder and one in the controller) are controlled by programs permanently embodied as firmware in a read only memory (ROM).
Accordingly, once the ROM has been appropriately structured (e.g., by initial IC manufacturing techniques or by selectively severing fusable links within the ROM or by injecting charge under oxides (floating gate avalanche injected metal oxide semiconductor), the entire system of interconnected ,6 integrated circuits, discrete components, and the like becomes a fixed-purpose control system defined by a unique physical structure -- albeit certain control functions remain "programmable" by altering the user defined data base stored in ROM devices and the like However, as those in the art will appreciate, similar systems can be realized by storing the control determining program in other forms of memory devices which are not permanently altered by their content values (e.g., read/write memory devices such as a ROM
or a PROM). Furthermore, many of the digital micro-processor-based circuit operations in the present exemplary embodiment could be realized in analog discrete and/or integrated circuits (erg., a phase-lock oscillator loop as described below). While the presently preferred exemplary embodiment thus includes a fixed-purpose computer, it should be appreciated that this invention can be realized in many other equivalent forms without in any way departing from the novel and patentable features of this invention.
The data structures employed for controlling loads have been organized in this invention so as to provide a more flexible, convenient and comprehensive system operation. For example, a greater number of load control patterns than were feasible using the referenced prior art teachings (e.g., the "on" and "off" state of each controlled relay in the system or part of a system may comprise a pattern) are realized by using variable length records, by permitting the definition of partial load definition patterns and by dynamically allocating the available memory locations for such pattern data.
Furthermore, in the present invention as contrasted with prior art inventions referenced above greater system flexibility is achieved by permitting the time dependent scheduling of sectors rather than of entire load patterns. A sector is defined as a particular sub-set of all the system relays. In turn, when a particular sector is scheduled (for a particular day of the week and time of the day) a particular one of a plurality of separate available and predefined patterns is also identified Since patterns can be defined as sub-patterns to include less than all of the system transceivers (but all relays for any transceiver included in a given pattern or subpattern must be defined therein) and since there is virtually no limit to the number of sectors that can be defined (including overlapping subsets of relays), the actual programming of desired load control functions for a given building can be defined with virtually unlimited flexibility.
According to the commonly assigned prior art system referred to above, one was limited to the scheduling of a relatively small number of patterns where each pattern included all relays in the system.
however, using the new virtually unlimited flexibility of the second generation system of this invention, all kinds of peculiar operating conditions can be easily accommodated. For example, employees on different "flex time" hours of work can be easily accommodated.
Furthermore, when one group of employees at some locatiGn in the building changes its desired flex time hours, such changes may be easily accommodated.
Applicants know of no other system providing a degree of flexibility adaptable to "flex time". Furthermore, where a building has many different tenants, the peculiar operating modes for any given tenant can be more easily accommodated with this second generation system of scheduling sectors rather than patterns.
Accordingly, the novel organization of data storage structures, their identification, and their
DISTRIBUTED ELECTRICAL LOADS
-SPECIFICATION
Introduction This application is a division of Canadian Serial No. 363,244 filed October 2~, 1980.
This invention generally relates to methods and apparatus for controlliny distributed electrical loads. This invention also relates to novel components, combinations and subcombinations capable of implementing such control. More particularly, it relates to a programmable microprocessor based system having a central controller under program control which communicates with plural distributed microprocessor-based transceiver decoders (also referrred to as transceivers) connected together through a common communication channel (e.g. an unshielded twisted pair of wires in the presently preferred embodiment). Remotely located switches and/or sensor devices can be employed throughout the system for modifying the nominally defined time-dependent schedule of load control functions and for rendering the system condition responsive Control inputs may also be received at the central processor site via telephone connections. As disclosed in the presently preferred, nonlimiting, 41D~ 34 specific exemplary embodiment; the system is used to control the distributed lighting loads throughout a building, cluster of related buildings, a building site, etc. However, the system is capable of controlling virtually any type of electrical load according to a user defined schedule and/or according to conditions sensed at remote locations. Such loads could include heating systems, air-conditioning systems, etc.
Programmable electrical load control systems of this general type have been known and proposed heretofore by the applicants and/or their assingee.
For example, a microprocessor based distributed control system for lighting loads in a building was disclosed by T. K. McGowan and G.E. Feiker in an article entitled "A New Approach to Lighting System Control" published in the journal of IES, October 1976 (pages 38-43) and a subsequent discussion of this article by others appears at pages 125-126 of the January 1977 issue of that Journal.
An early approach is described in two commonly assigned, U.S. patents:
a. U.S. Patent No. 4,173,754 - issued Movember 6, 1979 - Feiker, entitled "Distribution Control System", and b. U.S. Patent No. 4,185,272 - issued January 22, 1980 - Feiker, entitled "Distribution Control System".
Feiker was instrumental in having a first rudimentary lighting control system developed and installed in a single room at the Nela Park Plant of General Electric in Cleveland, Onio. Some o the actual design work was done by C. Eichelberger for this first rudimentary lighting control. This installation is described in the article entitled "A
New Approach to Lighting System Control" by T. K.
McGowan and G. Æ. Feiker along with some projections of alternative ways to achieve similar results.
A system for reducing noise error was developed and is the subject matter of U.S. Patent No. 4,091,361 - issued May 23, 1978 - entitled "Noise-Immune Carrier Current Actuated Control";
naming Charles W. Eichelberger and Philip M. Garrett inventors.
Based on a substantially different approach to lighting control, the present applicants designed and installed an experimental "first generation"
system which incorporates several improvements. This first generation system and several features thereof are described in the following commonly assigned United States patents:
a U.S. Patent No. 4,213,182 - issued July 15, 1980, entitled "Programmable Energy Load Controller System & Methods' and naming Charles W.
Eichelberger and Edwar-d B. Miller as inventors;
b. U.S. Patent 4,167,786 - issued September 11, 1979, entitled "Load Control Processor"
and naming Edward B. Miller and Charles I.
Eichelberger as inventors;
c. U.S. Patent No. 4,196,360, issued 25 April 1, 1980, entitled "Inter-face Driver Circuit" and naming Edward B. Miller and Charles W. Eichelberger as inventors;
d. U.S. Patent 4,168,531 - issued September 18, 1979 - entitled "Programmable Real Time Clock" and naming Edward B. Miller and Charles W.
Eichelberger as inventors;
While the prior art load control systems just referenced have been successfully operated at an experimental test site so as to produce significant energy savings which permit the cost of such a system to be recovered in a very short time, operating z~
experience with these earlier prior art systems has also revealed several areas where further significant improvements in operating convenience and capability would be highly advantageous. We have now discovered many such improved features which are incorporated in the "second generation" control system of this invention.
One of the primary commercia:L applications for programmable load control is for the control of lighting, particularly for large office buildings, or groups of office buildings. Effective lighting control requires achieving the right amount of light where it is needed and when it is needed. Energy and money are wasted when there is too much or too little light for a particular task, when lights are on where not needed and when lights are not on when needed. In a typical office, lighting accounts for 30-40% of the total electrical load and in many cases a substantial amount of this light is wasted by having lights on when not needed or on at higher levels than required.
In addition to energy savings, better lighting control can increase flexibility in future use of office space. Control of individual fixtures can allow offices, classrooms or other space to be rearranged and partitions move without expense, hard wiring changes. With adequate control, ceiling systems can remain unchanged even when work areas are rearranged. Furthermore, the ability to control individual fixtures also permits finely tuned lighting arrangements for differen-t activities, for example, normal lighting or desk work; reduced lighting for conferences; and dim lighting for slides, security lighting, etc.
Since lighting relates to people and tasks, the ability to control lighting can be used to control the use of space. For example, unwanted use of an area can be minimized by not allowing the lighting to be controlled by unauthorized personnel. Thus, the use of conference rooms can be curtailed for unauthorized meetings or as temporary work areas for tasks which should be performed in offices.
In a typical office building, using circuit breaker control, around 6:00 a.m. when people start arriving, the lights on each floor would be turned on by the first person to arrive. The lights would stay on, at full intensity all day. About 6:30 p.m. when most offices are empty, a guard would begin to switch off lights. A cleaning crew would begin work about this time and hopefully switches off each floor as they finish. By 11:30 p.m. when the cleaning crew is finished, all lights should be off. This scenario for a typical office building inherently includes a significant degree of energy waste. For example, lights are on when people are not in the area, near the beginning of each working day and during lunch Z0 hours. There is no way to provide a lower light level for tasks which do not require strong lighting. It may be appropriate that cleaning and maintenance chores in the evening be performed at a lower light level than could be used for the routine work of office workers during the day. In addition, the amount of daylight near window areas is not taken into account. It is not necessary to light areas near windows to the same extent that more internal office areas must be lit.
The programmable load control system as set forth herein allows for control over these built-in energy wasting situations. It calls for the automatic sllutting off of lights during the programmed non-use times while permitting selected overrides for providing light in the immediate area of a person working outside his normal hours. It allows light levels to be altered in accordance with a predefined ~2~
schedule such what tasks performed at or during preset times requiring a lower light level than normal will not waste power. Furthermore, in areas near windows,where daylight adds a substantial amount of light, a photo relay is used to automaticaliy reduce lighting levels when adequate sunlight is available.
The difference in energy cost for the normal electrical load for a typical office building and that for a building controlled by the present invention is substantial. A typical payback time for the cost of installation of the control system is 1-2 years.
The presently described system for distributed electrical load control for lighting provides a degree of flexibility and economy not previously available with any prior system. It uses mechanically latching relays to control groups of lighting fixtures or other loads. These relays are turned on or of by a 24-volt pulse. However, the relays are not hard wired to manual switches, time switches, photocells, etc. All control comes from a central controller, through a data line to a transceiver decoder associated with the relay to be operated.
The central controller utilized in the present system is micro-computer based and has an internal program providing the function of a user programmable load control system. It incorporates a 7-day clock and provides minute-by-minute control of the entire load system including up to 8000 separate relays according to a predetermined schedule when operating in its automatic mode. The data format selected would allow the use of up to 16,000 relays.
However, the memory space available in the memories selected for this presently preferred embodiment limits the number of relays to 8,000. A load control schedule can be entered manually through a keyboard or by reading mark-sense cards through a cardreader. In addition to the automatic schedule, any lighting circuit can be controlled manually from the keyboard of the central controller when operating in its manual mode. The central controller also provides monitoring of the system and can display the on/off state of eachrelay. If hard copy records are desired, the controller can print data out through a standard printer.
A low voltage twisted pair data line running throughout a building under load control forms a communication channel which connects the central controller to a plurality of transceiver decoders and provides for two-way (bi-directional) communications between the controller and each of the transceiver decoders.
Up to 32 relays are coupled to each transceiver decoder. Each relay turns on and off a particular load in response to a command from the central controller, propagated through the data line to its associated transceiver decoder. The transceiver decoder is generally located near the loads to be controlled by its relays so as to minimize the amount of hard wiring needed. The transceiver decoder receives a signal from the central controller over the data line when one of its relays is to be opened or closed and transmits an activating pulse to the relay.
Communication between the controller and each of the transceivers is bi-directional. Each transceiver decoder can send a message to the controller requesting that the controller issue a command to alter the state of a particular load.
Each transceiver decoder has switchleg inputs which can be connected to manually operable or condition responsive switches, either of the momentary or maintained contact type. Each switch can control "on" or "off" a designated subset of lighting control relays, known as a sector, anywhere in the building.
This is accomplished by activating a switch causing the transceiver decoder to send a signal throush the a line to the central controller. The central controller interprets that signal and determines which relays require activation and in turn sends a signal to the transceiver decoder involved for actuating the relays associated with the lights to be turned on or off. Automatically actuated switches such as photo-relays can be connected to a switchleg input of a transceiver decoder for condition responsive automatic control such as fire and smoke detection.
Analog sensors such as thermistors or photo-transistors can be wired to a transceiver decoder through an analog sensor input circuit in each transceiver decoder. These analog sensing devices are interrogated polled) by the central controller which may decide to send a command to a transceiver decoder to operate selected relays. The analog sensor enhance the condition responsive capability of the system. Any condition that can be sensed and transformed into a variable impedance or variable voltage condition can be polled by the central controller so as to make the system responsive to that condition.
The central controller can also accept manual override from a standard telephone of those sectors that have been user defined to have "priority"
status. By connecting the telephone system to the central controller, any group of relays can be controlled by any TouchtoneTM or push-button telephone (with appropriate interface equipment a standard dial telephone access is possible).
The system is highly adaptable to chanyes in space utilization and to personnel shiEts. SimpLy by altering the data base originally defined by the user, time dependent schedule changes can be made, different subsets of loads to be controlled simu:Ltaneously can be defined and switches can be programmed to control different loads. This flexibility is achieved by the entry of new data to replace previously entered data.
Such data replacement can be accomplished either by reading cards or by making keyboard entries and does not require expensive re-wiring. The system can be easily expanded by extending the twisted pair data line and adding more transceiver decoders without affecting the existing installation. For excessively long data lines, repeaters (boosters) can be used.
Therefore there is no practical limitation of system size other than the address space of the data structure (a ten bit address specifies 102~ unique devices). More than 1024 transceiver decoders can be used if multiple transceiver decoders are to respond .o an identical address.
In the earlier referenced prior art systems, the central controller was generally in one way communication with the remote distributed receiver/decoders which, in turn, controlled a bank of up to 16 relays. however, the present second generation system of this invention now provides for bi-directional data communication between the central controller and plural remote distributed transceiver decoder units which can each control a plurality ox relays. Furthermore, provisions are now made for remotely located switchlegs connected to any desired transceiver decoder as remote inputs to the central controller. That is, the actuation of a specific remotely located switchleg will cause a unique signal to be transmitted back to the central controller. The controller, in turn, will interpret such actuation in accordance with a desired programmable function.
Typically, such a remote switchleg might be used by the controller to modify the lighting :Load in a predetermined area of the building. However, with subsequent reorganization of furniture, office walls, etc., the particular sector of lighting load affected by the switchleg can be redefined (i.e., different relays associated with a sector number) as desired.
Furthermore, the function controlled by such a remote switchleg could be re-programmed at will to control other lighting loads remote from the switchleg, heating or air conditioning loads, or any other control functions as might be appropriate.
Bi-directional communication with the central proces.sor also permits the use of remotely located electrical sensors (i.e., photocells, thermisters, etch) so as to remotely control selected, programmable functions. For example, light sensors at the periphery of a building might be used to control the lighting load at the periphery of the building in response to ambient light levels incident through transparent window panes or the like. Proximity sensors might also be used to control loads as a function of human presence.
The microprocessors used in the present exemplary embodiment of this invention (one microprocessor in each transceiver decoder and one in the controller) are controlled by programs permanently embodied as firmware in a read only memory (ROM).
Accordingly, once the ROM has been appropriately structured (e.g., by initial IC manufacturing techniques or by selectively severing fusable links within the ROM or by injecting charge under oxides (floating gate avalanche injected metal oxide semiconductor), the entire system of interconnected ,6 integrated circuits, discrete components, and the like becomes a fixed-purpose control system defined by a unique physical structure -- albeit certain control functions remain "programmable" by altering the user defined data base stored in ROM devices and the like However, as those in the art will appreciate, similar systems can be realized by storing the control determining program in other forms of memory devices which are not permanently altered by their content values (e.g., read/write memory devices such as a ROM
or a PROM). Furthermore, many of the digital micro-processor-based circuit operations in the present exemplary embodiment could be realized in analog discrete and/or integrated circuits (erg., a phase-lock oscillator loop as described below). While the presently preferred exemplary embodiment thus includes a fixed-purpose computer, it should be appreciated that this invention can be realized in many other equivalent forms without in any way departing from the novel and patentable features of this invention.
The data structures employed for controlling loads have been organized in this invention so as to provide a more flexible, convenient and comprehensive system operation. For example, a greater number of load control patterns than were feasible using the referenced prior art teachings (e.g., the "on" and "off" state of each controlled relay in the system or part of a system may comprise a pattern) are realized by using variable length records, by permitting the definition of partial load definition patterns and by dynamically allocating the available memory locations for such pattern data.
Furthermore, in the present invention as contrasted with prior art inventions referenced above greater system flexibility is achieved by permitting the time dependent scheduling of sectors rather than of entire load patterns. A sector is defined as a particular sub-set of all the system relays. In turn, when a particular sector is scheduled (for a particular day of the week and time of the day) a particular one of a plurality of separate available and predefined patterns is also identified Since patterns can be defined as sub-patterns to include less than all of the system transceivers (but all relays for any transceiver included in a given pattern or subpattern must be defined therein) and since there is virtually no limit to the number of sectors that can be defined (including overlapping subsets of relays), the actual programming of desired load control functions for a given building can be defined with virtually unlimited flexibility.
According to the commonly assigned prior art system referred to above, one was limited to the scheduling of a relatively small number of patterns where each pattern included all relays in the system.
however, using the new virtually unlimited flexibility of the second generation system of this invention, all kinds of peculiar operating conditions can be easily accommodated. For example, employees on different "flex time" hours of work can be easily accommodated.
Furthermore, when one group of employees at some locatiGn in the building changes its desired flex time hours, such changes may be easily accommodated.
Applicants know of no other system providing a degree of flexibility adaptable to "flex time". Furthermore, where a building has many different tenants, the peculiar operating modes for any given tenant can be more easily accommodated with this second generation system of scheduling sectors rather than patterns.
Accordingly, the novel organization of data storage structures, their identification, and their
2~
intended meaning within the second generation system of this invention offer significant advantages over the prior art.
Ire second generation system of this invention also permits sectors to be defined and controlled, if desired, such that no remote input can achieve a priority override.
In the normal (automatic control) mode of this invention, the central controller constantly self-diagnoses the system for various types of vaults or errors. For example, the integrity of the data communications circuit is tested from time to time.
After instructing a remote transceiver to control a relay to a particular state, the central controller can obtain feedback information from the transceiver so that it may verify that the intended relay actually was controlled as intended. If any of these automated system testing procedures detects a problem, the system operator is notified via communications on the processor console. At that time, the operator may enter a manual control mode during which normal scheduling and automatic functioning of the processor is temporarily interrupted. In the manual control mode, the operator can cause any sector to assume a desired relay state without regard to the scheduled program.
In the presently preferred exemplary embodiment, all of the transceivers are interconnected to the central controller over a common twisted pair of electrical conductors which are typically unshielded. Communications are bi-directional between the central controller and any of the transceivers (possible as many as a thousand or so). Furthermore, each transceiver is also microprocessor-based and may initiate a transmission at any arbitrary time (asynchronously) in response to control inputs from connected switchlegs, electrical transducers, etcO
A form of pulse width modulation (modified ratio signalling) is used to transmit a serial bit stream. The data is transmitted in blocks of 40 bits and preceded by an lnter-block gap and a predefined preamble.
Prior to transmission on the common party line, any given device first of all monitors the line to see if it is free. A desired transmission is delayed until the line is found to be freeD
Nevertheless, with so many separate devices all independently capable of arbitrary communication initiation times, it will not be uncommon for two or more transceiver decoders to simultaneously sense a free line and to begin simultaneous transmissions.
Indeed, if -two or more devices have data to send and are waiting to send such data because the line is currently being used by another device, they may well both find the Line free at the same time and begin transmitting simultaneously.
A special bus arbitration technique is therefore employed in such circumstances to cause all but one of the interfering transceivers to drop out of operation while yet permitting the one selected transceiver to continue its data transmission without any loss of any of the data which any transceiver has begun transmitting. For example, if two transceivers begin simultaneous transmission, the state of the transmission line will be identical anyway through the inter-block gap (2-6 milliseconds) and tlle preamble of 50% duty cycle pulses (duriny which a phase lock loop is used to lock a clock oscillator onto the correct frequency for interpreting the following 40 bits of data). While the data is actually being transmitted, each transceiver does a bit-wise read-after-write sampling of the common transmission line. If the bit that is read is not the same as that which the transceiver just attempted to transmit, then this is taken as an indication that another transceiver is transmitting different data (by holding the transmission line at a low impedance level for a longer time or sending different data bits during the pulse width modulation transmission of a single bit) and the transceiver which has detected this difference then drops out, aborts its attempted data transmission, saves its data, and waits to try again the next time it detects the data line as being free.
Accordingly, as soon as competing transceivers attempt to transmit differing data bits during the same bit cell, the transceiver decoder which has attempted unsuccessfully to transmit a high impedance signal on the data bus (which is still being held at a low impedance value by another transceiver) will immediately detect this condition and abort any further transmission attempts until the line is again detected as beiny free (such as by detecting a high impedance bus line condition which persists for more than three nominal bit periods). In this way, only one of the transceivers will continue to transmit all of its 40 bits and they will be transmitted without any interference from other transceivers in spite of the fact that the other transceivers may have initially been competing to transmit their own data at the same time.
Mach transceiver in this second generation system of this invention is capable of several different modes of operation. Fore example, in one mode it may accept data transmitted from the central controller relating to desired controlled relay states. In another mode, it may transmit the existing controlled relay states back to the central processor. In yet another mode, it may transmit data to the central processor representing the current value of a connected electrical sensor (e.g., photocell, thermistor, etc.). In yet anothex Mode, it may transmit data bacX to the central processor indicating that a particular connected switchleg has been activated In the presently preferred exemplary embodiment, the data bit stream (e.g., 40 bits) includes a special function word (e.g., 3 bits) which is utilized to select the different modes of transceiver operation and/or to provide for enhanced data security or for specifying the correct interpretation to be accorded the remaining bits of a given data block.
The self-diagnosis of transceiver decoder failures to failure of a transceiver to confirm that it has carried out a prior instruction with respect to a particular relay or respond to any command or status check from the central controllex) is followed by continuous reinterrogation of that particular transceiver until either the manual mode is entered by the operator or until the diagnosed transceiver failure is self-cleared by successfully receiving a transmission from that particular transceiver. Thereafter, if the transceiver has not confirmed a correct state for the relay in question, appropriate instructions are re-transmitted and the whole cycle of relay state verification and failure self-diagnosis is carried out again.
If the data line becomes stuck in a low impedance state, then it is assumed that one of the connected transceiver decoders has eriously malfunctioned or that there is an electrical short on the data line. Each of the transceiver decoders is connected to the common data line through a fusable link. Accordingly, if the low impedance condition exists in a given transceiver, it may be physically disconnected from the data line by driving a relatively high current (e.g., l amp) pulse down the data line. The central processor is programmed so as to carry out this self-correcting function whenever the data bus is detected as being stuck in a low impedance state.
If a whole sequence of successive transceivers are self-diagnosed as failing to communicate, it probably indicates an open condition in the common data line and the approximate location of the open condition can be deduced by noting the location of the group of transceivers for which failures are indicated.
A non-volatile storage system such as a magnetic tape micro-cassette device is utilized for storing programmable data (i.e., scheclules, patterns, sector identification, etc.). In the event of power failures or for any other desired reason, the programme information for a particular systen can then be read into the central processor from this micro-cassette. However, because the micro-cassette tape drives presently available are not of very high quality for use in digital systems, special clocking techniques have been employed. For example, because the frequency of digital signals read off the micro-cassette will normally vary significantly during the course of a given reading of the tape, special resynchronization self-clocking techniques are utilized to keep a clock circuit synchronized with the data being read from the tape. In the presently preferred exemplary embodiment, a continuous weighted average of detected data pulses is used to resynchronize the clock circuit. This results in a continuous lock on the clock frequency with the most recently detected bit frequency being the most effective in controlling the clock frequency. Using 2~
this technique, variations of bit frequency approaching 50% in only a single clock cycle may still be successfully read.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other objects and advantages of this invention will be more completely understood by study of the following detailed description of the presently preferred exemplary embodiment of this invention in conjunction with the accompanying dxawings, wherein:
FIGURE 1 is a general block and pictorial diagram of the apparatus for controlling distributed electrical loads according to the present invention;
FIGURE 2 is a graphical representation of various hypothetical data wave forms illustrating the communication protocol;
FIGURE 3 is a flow chart illustrating the transmission sequence utilized by a transceiver decoder for communicating with the controller;
FIGURE is a flow chart illustrating the data line arbitration protocol;
FIGURE 5 is a general block diagram of a transceiver decoder;
FIGURE 6 is a diagrammatic representation of the format of a data stream;
FIGURE 7 is a detailed signal and pin assignment for the microcomputer in a transceiver decoder;
FIGURE 8 is a schematic diagram of the data input and output circuit of a transceiver decoder;
FIGURE 9 is a schematic and block diagram of the analog sensor section of a transceiver decoder;
FIGURE 10 is a schematic diagram of the watchdog reset circuit of a transceiver decoder;
FIGURE 11 is a schematic diagram of the switchleg input circuit and switchleg jumper circuit of a transceiver decoder;
FIGU~F, 12 is a schematic diagram of the relay drive circuitry of transceiver decoder.
FIGURE 13 is a functional block diagram of the microcomputer in each transceiver decoder;
FIGURE 14 (located on the same sheet as FIGURE 16 is a more detailed block diagram of the receiver handler block shown in FIGURE 13;
FIGURE 15 is a flow chart illustrating the logic flow ox the receiver function of a transceiver decoder;
FIGURE 16 is a more detailed block diagram of the transmitter handler block shown in FIGURE 13;
FIGURE 17 is a more detailed block diagram of switching data register and cont.rol block shown in E'IGURE 13;
FIGURE 18 is a general block diagram of the controller;
FIGURE 19 is a schematic diagram of the data I/0 circuit of the controller;
FIGURE 20 is a functional block diagram of magnetic tape device 72, magnetic tape interface 73 and the logic built into the controller's microprocessor related to the reading of data from magnetic tape device 72;
FIGURE 21 is a flow chart of the weighted averaging technique implemented by the phase lock loop of the transceiver decoder;
FIGURE 22 is a graphical representation of serial data read from a magnetic tape illustrating the self adjustment of threshold levels;
FIGURE 23 is a flow chart showing the updatiny function of the pseudo clock interrupt;
FIGURE 2~ loaded on the same sheet as FIGURE 17) is a diagram showing the various memory storage areas associated with the controller;
FIGURE 25 is a more detailed diagram of the memory storage areas within the controller's R~;
FIGURE 26 is a flow chart of the executive associated with the controller;
FIGURE 27 is a flow chart illustrating the telephone answering task;
FIGURE 28 is a flow chart illustrating the telephone maintenance task;
FIGURE 29 is a flow chart illustrating the telephone decoder task;
FIGURE 30 is a flow chart illustrating the telephone service task;
FIGURE 31 is a flow chart illustrating the data line cllecker task;
FIGURE 32 located on the same sheet as FIGURE 23a) is a diagram illustrating the dynamic allocation of memory storage areas within the controller's RAY;
FIGURES 33(a), 33(b), 33(c) and 33(d) are photocopies of mark-sense data input cards (paxtially completed for particular data) for use with the exemplary embodiment.
FIGURE 3~ is a schematic diagram of the keyboard and interface; and FIGURE 35 is a perspective view of the console of the central controller.
DETAILED DESCRIPTION OF THE PREFERRED EM~O_IMENT
Svstem Overview Referring now to FIGURE l, there is shown a general block and pictorial diagram of the appaxatus for controlling distributed electrical loads according to the present invention.
The heart of the apparatus for controlling distributed electrical loads is a central controller 50 which automatically controls a user-defined, time-dependent lighting schedule in accordance with a built-in 7-day clock. Operating in a manual mode, controller 50 provides for control of any lighting circuit through its keyboard snot shown in this Figure). For operation in its automatic mode, controller 50 accepts a user defined data base specifying sectors to be controlled (which relays are defined to be in each sector), patterns specifying the states of all relays or any subset of relays, time schedules (when a particular sector or sectors will assume the relay states defined by a particular pattern), switches and condition responsive switchleg inputs (which relays will be activated in response to each particular switch), and condition responsive relationships controlled by analog sensors (a user determines the criteria for analog sensor activation). This data is entered through its keyboard or via mark-sense data cards. Mark-sense data cards carrying scheduling, sector and priority status (including priority erase time), switch, and pattern information are read by a card reader 52 coupled to controller 50. A printer 5~ can be coupled to controller 50 to provide a hard copy printout of the user supplied data base, a list of the status of all relays, any priority sector overrides that are in effect and the total number of relays in an "on" state along with the day and time.
Controller 50 is coupled to a plurality of transceiver decoders 56 (labeled 56 (1), 56 I ...56 (N)) in the figure. The coupling from controller 50 to transceiver decoders 56 is achieved via a data line 58 con.stituted by a twisted pair of wires. Data ~2~ 6 provides a bi-directional communications channel or communication between controller 50 and any of transceiver decoders 56. Associated with each transceiver decoder 56 are a plurality of relays 60 (up to 32 relays) for turning "on" or "off" individual loads 62.
All commands including those resulting from a condition response for changing the state of a relay 60 (and its associated load 62) come from controller 50. However, controller 50 can be requested by a user to initiate a command for changing the status of a particular relay 60 and its associated load 62. Through telephone data sets 64, up to three users can simultaneously access controller 50 via telephones 66. Telephone data sets 64-0, 64-1 and 6~-2 provide or interface between controller 50 and the standard public telephone system so that a user can call controller 50 from any location desired. For example, a user could initiate a lighting control function from his home by calling controller 50 through data set 6~ before he leaves for the office. Secret codes can be employed to restrict telephone access to authorized persons only.
It is also possible to communicate with controller 50 via transceiver decoders 56. Each transceiver decoder 56 includes provisions for remote switches 68 to be coupled to switchleg inputs thereof. Activation of a remote switch 68, either of the momentary type or maintain type, will cause its associated transceiver decoder 56 to communicate with central controller 50 so as to request a lighting control command to be issued thereby Sensors having a switch output can be substituted for a manually operable switch (such as switch 68 shown in FIGURE l to permit a condition responsive override (ire., fire or smoke deteetor having a relay output that closes when heft or smoke levels exceed predetermined thresholds).
In addition, analog sensing clevices such as a light sensor 70 can be coupled to an analog sensor input section of transceiver decoder 56. These sensors can be polled (interrogated) by controller 50 to provide information related to light levels, heat leveLs, etc. Based upon the information provided by these analog sensors, controller 50 con issue appropriate commands for altering the status of selected relays. The incorporation of analog sensors and associated information generating capability in transeeiver decoders 56 and the use of eondition responsive switches coupled to switchleg inputs of the transceiver decoders provide a condition responsive capability for the system.
Controller 50 can be coupled to a non-volatile memory storage system such as a magnetic tape device 72 for storing sector, pattern switch, priority erase time and schedule information. Thus, if controller 50 were to lose power for a substantial period of time, such that all data stored in a volatile form of memory were lost, the data could be easily recovered through the magnetic tape device 72.
Means are provided within eontroller 50 for reading the data stored within magnetic tape deviee 72.
Beeause the miero-cassette tape drives presently available for tape device 72 are not of very high quality for use in digital systems, speeial eloeking teehniques are employed. For example, because the frequency of digital signals read off the miero-eassette will normally vary signifieantly during the eourse of a given reading of the tape, speeial resynehronization self-elocking techniques are utilized to keep a cock circuit synchronized with the - 2~ -data being read from the tape. A continuous weighted average of detected data pulses is used to resynchronize the clock circuit. This results in a continuous lock on the clock frequency with the most recently detected bit frequency being the most effective in controlling the clock frequency. Using this technique, variations of bit frequency approaching 50% in only a single clock cycle may still be successfully read.
Communications Link _ As stated, communications between controller 50 and each of transceiver decoders 56 is via a data line 58 formed by a single twisted pair of wires, constituting a bi-directional data communication link or bi-directional communications channel. Both controller 50 and each of transceiver decoders 56 include circuitry for transmitting and circui-try for receiviny information. The communication link provides a protocol for the transfer of information to and from these communicating points. The protocol insures that information transmitted and received is free of errors and will not be garbled or interfered with by other communication devices also connected to the data communication link. The communication link, since it can be coupled to different types of synchronized machines each running on an independent clock, is independent of any system timing. The communication link is bi-directional in nature and in one selected mode provides for the utilization of data verification as well as interactive data processing to insure data security while maintaining system throughput.
Arbitration is provided for resolving any bus conflicts arising during simultaneous transmission of two or more control points without garbling, degrading, or in~erferring with any data being transmitted. The arbitration scheme is suitable for use with the load control system described herein or independently thereof.
As used throughout the description of the communication link, the term "communication point"
will be used to refer to any point connected to the data link that has transmitting and/or receiving capability; thus including both controller 50 and all of transceiver decoders 56. The terms "data communication link" and "communication link" include both data line 58 and the protocol in which data is transferred between communication points. The terms "time to compute mode" and "time to compute state"
define a time period during which a communication point is not monitoring the communication link This time is overhead to allow a receiving device sufficient time to process and decode the incoming signal. The term "lockout" is defined to be a mode in which specific communication points are using the communication link in an interactive manner locking out other points from interfering.
The protocol of the communication link defines two possible signal states of the communication link. An active state refers to the state in which the actual information and clock are found during a transmission. As applied to data line 58, the "active" state is defined to be the existence of a voltage potential of 10-30 volts between the two wires of data line 58. The "inactive"
state refers to a state wherein the voltage between the two wires of data line 58 is less than 10 volts.
The inactive state is of arbitrary duration and is essentially ignored during a transmission sequence.
By utilizing a dedicated twisted pair of wires for data line 58, a bus arbitration technique and the data communication protocol, base band signals are transmitted between communication points without the need of extra modulating and demodulating devices. Of course, other communications channels such as power lines, radio channels, etc., could be utilized with appropriate moaulating and demodulating devices. The use of an interactive data communication link allows a single communication point to be polled and interrogated without interfering with other communication points. However, other communication points can be actuated asynchronously to use the data line and send information on command from a remote user.
The protocol is based upon a modified form of a standard 1/3, 2/3 pulse-width modulated signaling technique. This modified pulse width modulated signaling technique is hereafter referred to as "modified ratio signaling".
Controller 50 is eoupled to a plurality of transceiver decoders 56 via data line 58.
Controller 50 is utilized as the command controller that transmits load control information over the data communication link (including data line 58) to the remote transceiver decoders.
Controller 50 is also responsible for normal system maintenance, i.e., the controller interrogates the transceiver decoders in order to verify the state of their relays as well as transceiver decoder operation. This maintenance function is achieved through the same bi-directional communication link between transceiver decoders 56 and the controller 50. At the time when controller 50 is interrogating a particular transceiver decoder 56 for either specifying relay information or checking the status of transceiver decoder, individual polling is used. Individual polling refers to a transceiver decoder answering a specific question by controller 50 immediately upon receipt of the question. No other transceiver decoder 56 will be allowed to respond to a question directed to a particular transceiver decoderO This condition is defined to be transceiver decoder lock-out as will be further described.
Transceiver decoders 56 are capable ox transmitting switch input information Erom a remote switch 68 coupled to a switchleg input thereof immediately upon its actuation by a user. In this mode, the transceiver decoder 56, to which the remote switch 68 is coupled, responds to a switch input on command of the remote user and does not wait for or require controller 50 to poll for information. This form of data line control is known as asynchronous access of the data communication link. Accessing the data communication link by this method eliminates the need for polling schemes that -take much more time and degrade system throughput. The throughput that is realizable by this asynchronous bus access is solely dependent on the current activity on the data link.
Therefore, if the data link is not being utiliæed by another transceiver decoder 56 found on the data bus, the transfer of information from the closure of a remote switch 68 will occur immediately from the particular transceiver decoder 56 to which the switch is connected to controller 50.
In summary, a transceiver decoder 56 will use data line 5~ when there is information requested by controller 50 or it will use the data line asynchronously upon a switch input command at its remote control point. Information is transferred in a half duplex form of communication.
The data communication link can couple controller 50 with up to 1,024 transceiver decoders 5~. This limitation results from the data bit stream format described hereafter.
- 2~ -Referring now to FIGURE 2 there is shown a graphical representation of various hypothetical data waveforms describing the communication protocol FIGURE 2A illustrates that a transmission sequence starts with the data line deemed "free for access or usage". The line free condition is an active thigh impedance) state of the line and corresponds to a voltage between the two wires of data :Line 58 of from 10 to 30 volts. the communication point in need of gaining access of the data communication link sends a long interblock gap ~IBG) to grab the line. After the data line has been accessed, a preamble is sent so that the other communication points receiving the data will lock in on the data signal and establish the data rate. The regular IBG follows so that the system may be synchronized thereon. Then the data is transmitted serially as digital information comprising logic level l's and O's. Forty bits of information are transmitted during the data segment. The forty bits of information correspond to five bytes (eight bits/byte). An IBG follows the data block of forty bits and if more data needs to be sent, another forty bit data stream is sent and if there is no more data, then the line is released.
FIGURE 2B shows a data block of forty bits preceded by and followed by an interblock gap. Note that at the end of the final interblock gap, a line free condition exists wherein the line is returned to the active thigh impedance) state.
Referring now to FIGURE 3 there is shown a flow chart of the transmission sequence utilized by a transceiver decoder 56 to communicate with controller 50. In the "data line free" mode the data line is in a dormant state. It is not being used by any communication point. Protocol to deem the line as being in a free mode as opposed to being accessed is achieved by timing out the inactivity ox the data line in the active state for a minimum of three (3) bit periods T. Timeout can be 6-25 msec~ depending upon whether phase lock is achieved. With phase lock, timeout can be as short as 6 msec. In the absence of phase lock, timeout automatically occurs at 25 msec.
If a signal is to be sent during this time out period for the line free protocol then the previous data rate just received is used to receive the next transmission sequence. It uses the last data rate established and does not expect to see a new preamble. When the line is free it is released for general access and any communication point can attempt to gain control of the line. Therefore, if the state of the data line remains active for a period of time, then the line will be deemed free of data and can be accessed by any communication point.
There are two types of IBG's, one for grabbing the line, and the second for delineation of data blocks within the data stream by an IBG between each block of forty bits of data. In order for a communication point to grab the data line, it accesses the line by forcing an initial IBG long IBG~. The duration of the IBG must be long enough to allow all devices maintained on the line time to set up for receiving the data stream that is to follow. Since the devices on the data line are sequential machines (microcomputers), it is necessary that this duration be a minimum of two msecs. so as to gain the attention of these machines. The duration of the IBG must be long enough so that any communication point will have time to compute before the IBG is recognized The normal IBG is a minimum of three bit periods ~3T) of the data rate The IBG serves as a synchronizing signal to delineate the data blocks being transmitted. When a receiver is out of sync with the transmission, the IBG serves to justify the system and resync a receiver.
The preamble is sent only once during a transmission sequence independent of the number of the S data blocks being transmitted. Preamble includes a minimum of four bits at the receiver, a weighted average is taken during each bit period from which the data rate is calculated and its logic threshold determined. The preamble is a sequence of 50 percent duty cycle pulses which a receiver utilizes in order to lock in the data rate (generally 350-4000 bits/second).
A data block includes 40 bits of information using modified ratio signalling for transmitting a series of logic l's and O's. The duration and decoding of each received bit i6 referenced to the previously received preamble. The decoding of the logic levels are not determined by any present condition internal to a receiver. Any number ox data blocks separated by IBG's may be transmitted during the time that a communication's point has control of the line.
As stated, the logic levels are transmitted using a modified ratio signalling scheme The signalling scheme utilizes the active state of the data line for the exchange of information and clock.
The duration of the active state during the data block sequence is compared to the previously transmitted preamble which has been stored in memory. This comparison is used to determine the actual logic level being received. Since the data bit input is being referenced to a previous data input, i.e., preamble, it is said to be a ratioed reception. Therefore, common mode distortions caused by parametric shifts in the receiver electronics or in the data line cancel.
Since both preamble and data are coupled through data 2;~
line 58 to a particular control point acting as a receiver, the elimination of parametric variations allow the use of a more simple receiver circuit than might normally be required since tolerances need not be very strict. The logic level thresholds of the received signals are calculated from the preamble.
~lodified Ratio Signaling Referring back to FIGURE 2 and specifically to FIGURE 2(c), there is shown a signal diagram illustating the modified ratio signalling scheme and particularly illustrating the effective calculation of the minimum and maximum pulse width value and defining dead bands where no signals are permitted.
The receiver of a communication point has an initial band width of 4-5 Khz for receiving the preamble. After the preamble has been received and data logic thresholds have been calculated, the bandwidth of the receiver is narrowed to reject signals outside of that narrowed bandwidth. This bandwidth narrowing is achieved by a digitally simulated phase locked loop in each transceiver decoder 56, or controller 50. The rejection of signals outside the narrowed bandwidth is achieved by dynamically setting the bandwidth of filters in accordance with the preamble.
Logic levels are defined in terms of the percentage of a total bit period (T) where a bit period is defined to be two (2) times the period of the active state of the 50% duty cycle preamble signal (T50). The duration of the active state as a percentage of the total bit period that determines whether the logic 1 or the logic 0 is present. The preamble is defined to have a bit period of 50 percent of the total clock period (a fifty percent duty cycle signal) and this reference time is used as the basis for making all logic level decisions. As shown in FIGURR 2(c), the dead band corresponds to 12.5 percent of the total bit period. The logic "1" and "0" levels are calculated as follows:-The total data bit period (T)=2 x T50=100%5 (i.e., total duration of the active state).
Let the deadband = T50/~ = 12.5~ of the duration of the active state.
Then logic "1" level (threshold determination filtering is defined by:
T50 + deadband logic 1 T - deadband T50 + T50/4 ' logic 1 ' T - T50/4 62.5% logic 1 87.5%
Similarly, logic "0" level (threshold determination filtering) is defined by:
Deadband logic 0 T50 - deadband T50/~ logic o 2 T50 - T50/4 12.5~ logic 0 37.5%
Since the data logic levels are determined only by the active state of the line, the inactive state is ignored and is used to provide a time needed by the microcomputer to compute. This period of the inactive state between bits is constant but cannot exceed two bit periods. Thus, it can not be mistaken for an IBG. A bit period (T) is defined as two active state preamble bits. Of course, regardless of the particular data bit, logic "1" and "0" interpretations are made with respect to the bit period established by the preamble received immediately prior to the data.
Information is only carried by the duration of the active state. The inactive state is the time between bits and its minimum duration is determined by the time needed to compute at the communication point acting as a receiver. The inactive state is approximately 160 microseconds in duration. The use of a constant inactive state duration while modulating the active state of the line for the transfer of 2~
infoxmation provides for a varying bit transfer rate.
A logic "0" bit period is approximately l/3 less in duration than a logic l bit period Therefore, a word transmitted with logic zeros will be txansmitted at a higher baud rate than a word with a logic ones. Thus it is possible to communicate with a central point faster than would be possible using a conventional pulse width modulation scheme. Faster throughput is achieved by carrying information only on one state (active) of the data line while making the other state an "I don't care" state. In conventional pulse width schemes, the inactive state period is varied to maintain a fixed clock rate. It takes the same length of time to send eight "l"'s as it does to send eight "O"'s. However, in this sytem eight "O"'s will be sent faster because the inactive state is not lengthened to maintain a constant clock rate.
Date Line Arbitration The communication link which is a bi-directional communication channel is able to arbitrate any data line contention without interfering with the current communication sequence. When two or more communication points access the data line for transmission of inEormation there is a bus conflict.
This conflict is arbitrated so that there is no loss of information or interference with the current transmission. The arbitration of the data line is achieved either during the line access level or bit transmission level at the communication point. The flow of the arbitration logic is set forth in FIGURE 4.
Referring now to FIGURE 4 there is shown a flow chart of the data line arbitration protocol.
When a communication point has information to be transferred over the data line it must first access data line 58. Data line 58 must be in a free state (high impedence, active state) for the communication
intended meaning within the second generation system of this invention offer significant advantages over the prior art.
Ire second generation system of this invention also permits sectors to be defined and controlled, if desired, such that no remote input can achieve a priority override.
In the normal (automatic control) mode of this invention, the central controller constantly self-diagnoses the system for various types of vaults or errors. For example, the integrity of the data communications circuit is tested from time to time.
After instructing a remote transceiver to control a relay to a particular state, the central controller can obtain feedback information from the transceiver so that it may verify that the intended relay actually was controlled as intended. If any of these automated system testing procedures detects a problem, the system operator is notified via communications on the processor console. At that time, the operator may enter a manual control mode during which normal scheduling and automatic functioning of the processor is temporarily interrupted. In the manual control mode, the operator can cause any sector to assume a desired relay state without regard to the scheduled program.
In the presently preferred exemplary embodiment, all of the transceivers are interconnected to the central controller over a common twisted pair of electrical conductors which are typically unshielded. Communications are bi-directional between the central controller and any of the transceivers (possible as many as a thousand or so). Furthermore, each transceiver is also microprocessor-based and may initiate a transmission at any arbitrary time (asynchronously) in response to control inputs from connected switchlegs, electrical transducers, etcO
A form of pulse width modulation (modified ratio signalling) is used to transmit a serial bit stream. The data is transmitted in blocks of 40 bits and preceded by an lnter-block gap and a predefined preamble.
Prior to transmission on the common party line, any given device first of all monitors the line to see if it is free. A desired transmission is delayed until the line is found to be freeD
Nevertheless, with so many separate devices all independently capable of arbitrary communication initiation times, it will not be uncommon for two or more transceiver decoders to simultaneously sense a free line and to begin simultaneous transmissions.
Indeed, if -two or more devices have data to send and are waiting to send such data because the line is currently being used by another device, they may well both find the Line free at the same time and begin transmitting simultaneously.
A special bus arbitration technique is therefore employed in such circumstances to cause all but one of the interfering transceivers to drop out of operation while yet permitting the one selected transceiver to continue its data transmission without any loss of any of the data which any transceiver has begun transmitting. For example, if two transceivers begin simultaneous transmission, the state of the transmission line will be identical anyway through the inter-block gap (2-6 milliseconds) and tlle preamble of 50% duty cycle pulses (duriny which a phase lock loop is used to lock a clock oscillator onto the correct frequency for interpreting the following 40 bits of data). While the data is actually being transmitted, each transceiver does a bit-wise read-after-write sampling of the common transmission line. If the bit that is read is not the same as that which the transceiver just attempted to transmit, then this is taken as an indication that another transceiver is transmitting different data (by holding the transmission line at a low impedance level for a longer time or sending different data bits during the pulse width modulation transmission of a single bit) and the transceiver which has detected this difference then drops out, aborts its attempted data transmission, saves its data, and waits to try again the next time it detects the data line as being free.
Accordingly, as soon as competing transceivers attempt to transmit differing data bits during the same bit cell, the transceiver decoder which has attempted unsuccessfully to transmit a high impedance signal on the data bus (which is still being held at a low impedance value by another transceiver) will immediately detect this condition and abort any further transmission attempts until the line is again detected as beiny free (such as by detecting a high impedance bus line condition which persists for more than three nominal bit periods). In this way, only one of the transceivers will continue to transmit all of its 40 bits and they will be transmitted without any interference from other transceivers in spite of the fact that the other transceivers may have initially been competing to transmit their own data at the same time.
Mach transceiver in this second generation system of this invention is capable of several different modes of operation. Fore example, in one mode it may accept data transmitted from the central controller relating to desired controlled relay states. In another mode, it may transmit the existing controlled relay states back to the central processor. In yet another mode, it may transmit data to the central processor representing the current value of a connected electrical sensor (e.g., photocell, thermistor, etc.). In yet anothex Mode, it may transmit data bacX to the central processor indicating that a particular connected switchleg has been activated In the presently preferred exemplary embodiment, the data bit stream (e.g., 40 bits) includes a special function word (e.g., 3 bits) which is utilized to select the different modes of transceiver operation and/or to provide for enhanced data security or for specifying the correct interpretation to be accorded the remaining bits of a given data block.
The self-diagnosis of transceiver decoder failures to failure of a transceiver to confirm that it has carried out a prior instruction with respect to a particular relay or respond to any command or status check from the central controllex) is followed by continuous reinterrogation of that particular transceiver until either the manual mode is entered by the operator or until the diagnosed transceiver failure is self-cleared by successfully receiving a transmission from that particular transceiver. Thereafter, if the transceiver has not confirmed a correct state for the relay in question, appropriate instructions are re-transmitted and the whole cycle of relay state verification and failure self-diagnosis is carried out again.
If the data line becomes stuck in a low impedance state, then it is assumed that one of the connected transceiver decoders has eriously malfunctioned or that there is an electrical short on the data line. Each of the transceiver decoders is connected to the common data line through a fusable link. Accordingly, if the low impedance condition exists in a given transceiver, it may be physically disconnected from the data line by driving a relatively high current (e.g., l amp) pulse down the data line. The central processor is programmed so as to carry out this self-correcting function whenever the data bus is detected as being stuck in a low impedance state.
If a whole sequence of successive transceivers are self-diagnosed as failing to communicate, it probably indicates an open condition in the common data line and the approximate location of the open condition can be deduced by noting the location of the group of transceivers for which failures are indicated.
A non-volatile storage system such as a magnetic tape micro-cassette device is utilized for storing programmable data (i.e., scheclules, patterns, sector identification, etc.). In the event of power failures or for any other desired reason, the programme information for a particular systen can then be read into the central processor from this micro-cassette. However, because the micro-cassette tape drives presently available are not of very high quality for use in digital systems, special clocking techniques have been employed. For example, because the frequency of digital signals read off the micro-cassette will normally vary significantly during the course of a given reading of the tape, special resynchronization self-clocking techniques are utilized to keep a clock circuit synchronized with the data being read from the tape. In the presently preferred exemplary embodiment, a continuous weighted average of detected data pulses is used to resynchronize the clock circuit. This results in a continuous lock on the clock frequency with the most recently detected bit frequency being the most effective in controlling the clock frequency. Using 2~
this technique, variations of bit frequency approaching 50% in only a single clock cycle may still be successfully read.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other objects and advantages of this invention will be more completely understood by study of the following detailed description of the presently preferred exemplary embodiment of this invention in conjunction with the accompanying dxawings, wherein:
FIGURE 1 is a general block and pictorial diagram of the apparatus for controlling distributed electrical loads according to the present invention;
FIGURE 2 is a graphical representation of various hypothetical data wave forms illustrating the communication protocol;
FIGURE 3 is a flow chart illustrating the transmission sequence utilized by a transceiver decoder for communicating with the controller;
FIGURE is a flow chart illustrating the data line arbitration protocol;
FIGURE 5 is a general block diagram of a transceiver decoder;
FIGURE 6 is a diagrammatic representation of the format of a data stream;
FIGURE 7 is a detailed signal and pin assignment for the microcomputer in a transceiver decoder;
FIGURE 8 is a schematic diagram of the data input and output circuit of a transceiver decoder;
FIGURE 9 is a schematic and block diagram of the analog sensor section of a transceiver decoder;
FIGURE 10 is a schematic diagram of the watchdog reset circuit of a transceiver decoder;
FIGURE 11 is a schematic diagram of the switchleg input circuit and switchleg jumper circuit of a transceiver decoder;
FIGU~F, 12 is a schematic diagram of the relay drive circuitry of transceiver decoder.
FIGURE 13 is a functional block diagram of the microcomputer in each transceiver decoder;
FIGURE 14 (located on the same sheet as FIGURE 16 is a more detailed block diagram of the receiver handler block shown in FIGURE 13;
FIGURE 15 is a flow chart illustrating the logic flow ox the receiver function of a transceiver decoder;
FIGURE 16 is a more detailed block diagram of the transmitter handler block shown in FIGURE 13;
FIGURE 17 is a more detailed block diagram of switching data register and cont.rol block shown in E'IGURE 13;
FIGURE 18 is a general block diagram of the controller;
FIGURE 19 is a schematic diagram of the data I/0 circuit of the controller;
FIGURE 20 is a functional block diagram of magnetic tape device 72, magnetic tape interface 73 and the logic built into the controller's microprocessor related to the reading of data from magnetic tape device 72;
FIGURE 21 is a flow chart of the weighted averaging technique implemented by the phase lock loop of the transceiver decoder;
FIGURE 22 is a graphical representation of serial data read from a magnetic tape illustrating the self adjustment of threshold levels;
FIGURE 23 is a flow chart showing the updatiny function of the pseudo clock interrupt;
FIGURE 2~ loaded on the same sheet as FIGURE 17) is a diagram showing the various memory storage areas associated with the controller;
FIGURE 25 is a more detailed diagram of the memory storage areas within the controller's R~;
FIGURE 26 is a flow chart of the executive associated with the controller;
FIGURE 27 is a flow chart illustrating the telephone answering task;
FIGURE 28 is a flow chart illustrating the telephone maintenance task;
FIGURE 29 is a flow chart illustrating the telephone decoder task;
FIGURE 30 is a flow chart illustrating the telephone service task;
FIGURE 31 is a flow chart illustrating the data line cllecker task;
FIGURE 32 located on the same sheet as FIGURE 23a) is a diagram illustrating the dynamic allocation of memory storage areas within the controller's RAY;
FIGURES 33(a), 33(b), 33(c) and 33(d) are photocopies of mark-sense data input cards (paxtially completed for particular data) for use with the exemplary embodiment.
FIGURE 3~ is a schematic diagram of the keyboard and interface; and FIGURE 35 is a perspective view of the console of the central controller.
DETAILED DESCRIPTION OF THE PREFERRED EM~O_IMENT
Svstem Overview Referring now to FIGURE l, there is shown a general block and pictorial diagram of the appaxatus for controlling distributed electrical loads according to the present invention.
The heart of the apparatus for controlling distributed electrical loads is a central controller 50 which automatically controls a user-defined, time-dependent lighting schedule in accordance with a built-in 7-day clock. Operating in a manual mode, controller 50 provides for control of any lighting circuit through its keyboard snot shown in this Figure). For operation in its automatic mode, controller 50 accepts a user defined data base specifying sectors to be controlled (which relays are defined to be in each sector), patterns specifying the states of all relays or any subset of relays, time schedules (when a particular sector or sectors will assume the relay states defined by a particular pattern), switches and condition responsive switchleg inputs (which relays will be activated in response to each particular switch), and condition responsive relationships controlled by analog sensors (a user determines the criteria for analog sensor activation). This data is entered through its keyboard or via mark-sense data cards. Mark-sense data cards carrying scheduling, sector and priority status (including priority erase time), switch, and pattern information are read by a card reader 52 coupled to controller 50. A printer 5~ can be coupled to controller 50 to provide a hard copy printout of the user supplied data base, a list of the status of all relays, any priority sector overrides that are in effect and the total number of relays in an "on" state along with the day and time.
Controller 50 is coupled to a plurality of transceiver decoders 56 (labeled 56 (1), 56 I ...56 (N)) in the figure. The coupling from controller 50 to transceiver decoders 56 is achieved via a data line 58 con.stituted by a twisted pair of wires. Data ~2~ 6 provides a bi-directional communications channel or communication between controller 50 and any of transceiver decoders 56. Associated with each transceiver decoder 56 are a plurality of relays 60 (up to 32 relays) for turning "on" or "off" individual loads 62.
All commands including those resulting from a condition response for changing the state of a relay 60 (and its associated load 62) come from controller 50. However, controller 50 can be requested by a user to initiate a command for changing the status of a particular relay 60 and its associated load 62. Through telephone data sets 64, up to three users can simultaneously access controller 50 via telephones 66. Telephone data sets 64-0, 64-1 and 6~-2 provide or interface between controller 50 and the standard public telephone system so that a user can call controller 50 from any location desired. For example, a user could initiate a lighting control function from his home by calling controller 50 through data set 6~ before he leaves for the office. Secret codes can be employed to restrict telephone access to authorized persons only.
It is also possible to communicate with controller 50 via transceiver decoders 56. Each transceiver decoder 56 includes provisions for remote switches 68 to be coupled to switchleg inputs thereof. Activation of a remote switch 68, either of the momentary type or maintain type, will cause its associated transceiver decoder 56 to communicate with central controller 50 so as to request a lighting control command to be issued thereby Sensors having a switch output can be substituted for a manually operable switch (such as switch 68 shown in FIGURE l to permit a condition responsive override (ire., fire or smoke deteetor having a relay output that closes when heft or smoke levels exceed predetermined thresholds).
In addition, analog sensing clevices such as a light sensor 70 can be coupled to an analog sensor input section of transceiver decoder 56. These sensors can be polled (interrogated) by controller 50 to provide information related to light levels, heat leveLs, etc. Based upon the information provided by these analog sensors, controller 50 con issue appropriate commands for altering the status of selected relays. The incorporation of analog sensors and associated information generating capability in transeeiver decoders 56 and the use of eondition responsive switches coupled to switchleg inputs of the transceiver decoders provide a condition responsive capability for the system.
Controller 50 can be coupled to a non-volatile memory storage system such as a magnetic tape device 72 for storing sector, pattern switch, priority erase time and schedule information. Thus, if controller 50 were to lose power for a substantial period of time, such that all data stored in a volatile form of memory were lost, the data could be easily recovered through the magnetic tape device 72.
Means are provided within eontroller 50 for reading the data stored within magnetic tape deviee 72.
Beeause the miero-cassette tape drives presently available for tape device 72 are not of very high quality for use in digital systems, speeial eloeking teehniques are employed. For example, because the frequency of digital signals read off the miero-eassette will normally vary signifieantly during the eourse of a given reading of the tape, speeial resynehronization self-elocking techniques are utilized to keep a cock circuit synchronized with the - 2~ -data being read from the tape. A continuous weighted average of detected data pulses is used to resynchronize the clock circuit. This results in a continuous lock on the clock frequency with the most recently detected bit frequency being the most effective in controlling the clock frequency. Using this technique, variations of bit frequency approaching 50% in only a single clock cycle may still be successfully read.
Communications Link _ As stated, communications between controller 50 and each of transceiver decoders 56 is via a data line 58 formed by a single twisted pair of wires, constituting a bi-directional data communication link or bi-directional communications channel. Both controller 50 and each of transceiver decoders 56 include circuitry for transmitting and circui-try for receiviny information. The communication link provides a protocol for the transfer of information to and from these communicating points. The protocol insures that information transmitted and received is free of errors and will not be garbled or interfered with by other communication devices also connected to the data communication link. The communication link, since it can be coupled to different types of synchronized machines each running on an independent clock, is independent of any system timing. The communication link is bi-directional in nature and in one selected mode provides for the utilization of data verification as well as interactive data processing to insure data security while maintaining system throughput.
Arbitration is provided for resolving any bus conflicts arising during simultaneous transmission of two or more control points without garbling, degrading, or in~erferring with any data being transmitted. The arbitration scheme is suitable for use with the load control system described herein or independently thereof.
As used throughout the description of the communication link, the term "communication point"
will be used to refer to any point connected to the data link that has transmitting and/or receiving capability; thus including both controller 50 and all of transceiver decoders 56. The terms "data communication link" and "communication link" include both data line 58 and the protocol in which data is transferred between communication points. The terms "time to compute mode" and "time to compute state"
define a time period during which a communication point is not monitoring the communication link This time is overhead to allow a receiving device sufficient time to process and decode the incoming signal. The term "lockout" is defined to be a mode in which specific communication points are using the communication link in an interactive manner locking out other points from interfering.
The protocol of the communication link defines two possible signal states of the communication link. An active state refers to the state in which the actual information and clock are found during a transmission. As applied to data line 58, the "active" state is defined to be the existence of a voltage potential of 10-30 volts between the two wires of data line 58. The "inactive"
state refers to a state wherein the voltage between the two wires of data line 58 is less than 10 volts.
The inactive state is of arbitrary duration and is essentially ignored during a transmission sequence.
By utilizing a dedicated twisted pair of wires for data line 58, a bus arbitration technique and the data communication protocol, base band signals are transmitted between communication points without the need of extra modulating and demodulating devices. Of course, other communications channels such as power lines, radio channels, etc., could be utilized with appropriate moaulating and demodulating devices. The use of an interactive data communication link allows a single communication point to be polled and interrogated without interfering with other communication points. However, other communication points can be actuated asynchronously to use the data line and send information on command from a remote user.
The protocol is based upon a modified form of a standard 1/3, 2/3 pulse-width modulated signaling technique. This modified pulse width modulated signaling technique is hereafter referred to as "modified ratio signaling".
Controller 50 is eoupled to a plurality of transceiver decoders 56 via data line 58.
Controller 50 is utilized as the command controller that transmits load control information over the data communication link (including data line 58) to the remote transceiver decoders.
Controller 50 is also responsible for normal system maintenance, i.e., the controller interrogates the transceiver decoders in order to verify the state of their relays as well as transceiver decoder operation. This maintenance function is achieved through the same bi-directional communication link between transceiver decoders 56 and the controller 50. At the time when controller 50 is interrogating a particular transceiver decoder 56 for either specifying relay information or checking the status of transceiver decoder, individual polling is used. Individual polling refers to a transceiver decoder answering a specific question by controller 50 immediately upon receipt of the question. No other transceiver decoder 56 will be allowed to respond to a question directed to a particular transceiver decoderO This condition is defined to be transceiver decoder lock-out as will be further described.
Transceiver decoders 56 are capable ox transmitting switch input information Erom a remote switch 68 coupled to a switchleg input thereof immediately upon its actuation by a user. In this mode, the transceiver decoder 56, to which the remote switch 68 is coupled, responds to a switch input on command of the remote user and does not wait for or require controller 50 to poll for information. This form of data line control is known as asynchronous access of the data communication link. Accessing the data communication link by this method eliminates the need for polling schemes that -take much more time and degrade system throughput. The throughput that is realizable by this asynchronous bus access is solely dependent on the current activity on the data link.
Therefore, if the data link is not being utiliæed by another transceiver decoder 56 found on the data bus, the transfer of information from the closure of a remote switch 68 will occur immediately from the particular transceiver decoder 56 to which the switch is connected to controller 50.
In summary, a transceiver decoder 56 will use data line 5~ when there is information requested by controller 50 or it will use the data line asynchronously upon a switch input command at its remote control point. Information is transferred in a half duplex form of communication.
The data communication link can couple controller 50 with up to 1,024 transceiver decoders 5~. This limitation results from the data bit stream format described hereafter.
- 2~ -Referring now to FIGURE 2 there is shown a graphical representation of various hypothetical data waveforms describing the communication protocol FIGURE 2A illustrates that a transmission sequence starts with the data line deemed "free for access or usage". The line free condition is an active thigh impedance) state of the line and corresponds to a voltage between the two wires of data :Line 58 of from 10 to 30 volts. the communication point in need of gaining access of the data communication link sends a long interblock gap ~IBG) to grab the line. After the data line has been accessed, a preamble is sent so that the other communication points receiving the data will lock in on the data signal and establish the data rate. The regular IBG follows so that the system may be synchronized thereon. Then the data is transmitted serially as digital information comprising logic level l's and O's. Forty bits of information are transmitted during the data segment. The forty bits of information correspond to five bytes (eight bits/byte). An IBG follows the data block of forty bits and if more data needs to be sent, another forty bit data stream is sent and if there is no more data, then the line is released.
FIGURE 2B shows a data block of forty bits preceded by and followed by an interblock gap. Note that at the end of the final interblock gap, a line free condition exists wherein the line is returned to the active thigh impedance) state.
Referring now to FIGURE 3 there is shown a flow chart of the transmission sequence utilized by a transceiver decoder 56 to communicate with controller 50. In the "data line free" mode the data line is in a dormant state. It is not being used by any communication point. Protocol to deem the line as being in a free mode as opposed to being accessed is achieved by timing out the inactivity ox the data line in the active state for a minimum of three (3) bit periods T. Timeout can be 6-25 msec~ depending upon whether phase lock is achieved. With phase lock, timeout can be as short as 6 msec. In the absence of phase lock, timeout automatically occurs at 25 msec.
If a signal is to be sent during this time out period for the line free protocol then the previous data rate just received is used to receive the next transmission sequence. It uses the last data rate established and does not expect to see a new preamble. When the line is free it is released for general access and any communication point can attempt to gain control of the line. Therefore, if the state of the data line remains active for a period of time, then the line will be deemed free of data and can be accessed by any communication point.
There are two types of IBG's, one for grabbing the line, and the second for delineation of data blocks within the data stream by an IBG between each block of forty bits of data. In order for a communication point to grab the data line, it accesses the line by forcing an initial IBG long IBG~. The duration of the IBG must be long enough to allow all devices maintained on the line time to set up for receiving the data stream that is to follow. Since the devices on the data line are sequential machines (microcomputers), it is necessary that this duration be a minimum of two msecs. so as to gain the attention of these machines. The duration of the IBG must be long enough so that any communication point will have time to compute before the IBG is recognized The normal IBG is a minimum of three bit periods ~3T) of the data rate The IBG serves as a synchronizing signal to delineate the data blocks being transmitted. When a receiver is out of sync with the transmission, the IBG serves to justify the system and resync a receiver.
The preamble is sent only once during a transmission sequence independent of the number of the S data blocks being transmitted. Preamble includes a minimum of four bits at the receiver, a weighted average is taken during each bit period from which the data rate is calculated and its logic threshold determined. The preamble is a sequence of 50 percent duty cycle pulses which a receiver utilizes in order to lock in the data rate (generally 350-4000 bits/second).
A data block includes 40 bits of information using modified ratio signalling for transmitting a series of logic l's and O's. The duration and decoding of each received bit i6 referenced to the previously received preamble. The decoding of the logic levels are not determined by any present condition internal to a receiver. Any number ox data blocks separated by IBG's may be transmitted during the time that a communication's point has control of the line.
As stated, the logic levels are transmitted using a modified ratio signalling scheme The signalling scheme utilizes the active state of the data line for the exchange of information and clock.
The duration of the active state during the data block sequence is compared to the previously transmitted preamble which has been stored in memory. This comparison is used to determine the actual logic level being received. Since the data bit input is being referenced to a previous data input, i.e., preamble, it is said to be a ratioed reception. Therefore, common mode distortions caused by parametric shifts in the receiver electronics or in the data line cancel.
Since both preamble and data are coupled through data 2;~
line 58 to a particular control point acting as a receiver, the elimination of parametric variations allow the use of a more simple receiver circuit than might normally be required since tolerances need not be very strict. The logic level thresholds of the received signals are calculated from the preamble.
~lodified Ratio Signaling Referring back to FIGURE 2 and specifically to FIGURE 2(c), there is shown a signal diagram illustating the modified ratio signalling scheme and particularly illustrating the effective calculation of the minimum and maximum pulse width value and defining dead bands where no signals are permitted.
The receiver of a communication point has an initial band width of 4-5 Khz for receiving the preamble. After the preamble has been received and data logic thresholds have been calculated, the bandwidth of the receiver is narrowed to reject signals outside of that narrowed bandwidth. This bandwidth narrowing is achieved by a digitally simulated phase locked loop in each transceiver decoder 56, or controller 50. The rejection of signals outside the narrowed bandwidth is achieved by dynamically setting the bandwidth of filters in accordance with the preamble.
Logic levels are defined in terms of the percentage of a total bit period (T) where a bit period is defined to be two (2) times the period of the active state of the 50% duty cycle preamble signal (T50). The duration of the active state as a percentage of the total bit period that determines whether the logic 1 or the logic 0 is present. The preamble is defined to have a bit period of 50 percent of the total clock period (a fifty percent duty cycle signal) and this reference time is used as the basis for making all logic level decisions. As shown in FIGURR 2(c), the dead band corresponds to 12.5 percent of the total bit period. The logic "1" and "0" levels are calculated as follows:-The total data bit period (T)=2 x T50=100%5 (i.e., total duration of the active state).
Let the deadband = T50/~ = 12.5~ of the duration of the active state.
Then logic "1" level (threshold determination filtering is defined by:
T50 + deadband logic 1 T - deadband T50 + T50/4 ' logic 1 ' T - T50/4 62.5% logic 1 87.5%
Similarly, logic "0" level (threshold determination filtering) is defined by:
Deadband logic 0 T50 - deadband T50/~ logic o 2 T50 - T50/4 12.5~ logic 0 37.5%
Since the data logic levels are determined only by the active state of the line, the inactive state is ignored and is used to provide a time needed by the microcomputer to compute. This period of the inactive state between bits is constant but cannot exceed two bit periods. Thus, it can not be mistaken for an IBG. A bit period (T) is defined as two active state preamble bits. Of course, regardless of the particular data bit, logic "1" and "0" interpretations are made with respect to the bit period established by the preamble received immediately prior to the data.
Information is only carried by the duration of the active state. The inactive state is the time between bits and its minimum duration is determined by the time needed to compute at the communication point acting as a receiver. The inactive state is approximately 160 microseconds in duration. The use of a constant inactive state duration while modulating the active state of the line for the transfer of 2~
infoxmation provides for a varying bit transfer rate.
A logic "0" bit period is approximately l/3 less in duration than a logic l bit period Therefore, a word transmitted with logic zeros will be txansmitted at a higher baud rate than a word with a logic ones. Thus it is possible to communicate with a central point faster than would be possible using a conventional pulse width modulation scheme. Faster throughput is achieved by carrying information only on one state (active) of the data line while making the other state an "I don't care" state. In conventional pulse width schemes, the inactive state period is varied to maintain a fixed clock rate. It takes the same length of time to send eight "l"'s as it does to send eight "O"'s. However, in this sytem eight "O"'s will be sent faster because the inactive state is not lengthened to maintain a constant clock rate.
Date Line Arbitration The communication link which is a bi-directional communication channel is able to arbitrate any data line contention without interfering with the current communication sequence. When two or more communication points access the data line for transmission of inEormation there is a bus conflict.
This conflict is arbitrated so that there is no loss of information or interference with the current transmission. The arbitration of the data line is achieved either during the line access level or bit transmission level at the communication point. The flow of the arbitration logic is set forth in FIGURE 4.
Referring now to FIGURE 4 there is shown a flow chart of the data line arbitration protocol.
When a communication point has information to be transferred over the data line it must first access data line 58. Data line 58 must be in a free state (high impedence, active state) for the communication
- 3~ -point to begin the transmission sequence. If the data line is currently being used by anothex communication point, the point desiring access automatically holds until the data line is deemed free. During this S holding period, the communications point is also receiving whatever data is being sent during the current transmission on the data line. The data held in the communications point needing to be transferred is stored and therefore not lost until the transfer of the information can take place. This stored data can be held indefinitely until the data line has been released and is deemed free for subsequent transmission.
Since the communication point consist of identical electronics and sequential logic, it is possible for two or more transmitting devices to be synchronized with each other. If two devices are synchronized, then they will attempt to access the data line at the same time and not realize that other devices are using it as well. To guard against multiple simultaneous transmissions interring with the integrity of the data being transferred over the data line, a bit level arbitration scheme has been developed.
The bit level arbitration flow charted in Figure 4 is achieved by reading the data line on a bit-wise basis after driving the line to a particular state, i.e., the inactive or active state. If there is a discrepancy between the state desired and the actual state of the line as read, then that transmitting device will automatically realize the lineis in use and drop off the line into the hold data mode for subsequent transmission when the line is deemed free. The selection of the device driven off the line is achieved dynamically during the course of the transmission sequence and not by a predetermined priority and queing scheme. As two or more communications points transmit, the fixst bit of information that is different between the two devices will immediately resolve the bus conflict. Since each communication point is uniquely addressable, having its own name, then there is quaranteed to be a sequence of bits during the course of the transmission that will differ. Therefore, there will only be one device left transmitting on the data line at the completion of this transmission sequence. During the arbitration of this information, no data is interfered with or garbled by this data line conflict since it is being achieved on a bit wise level.
The arbitration technique is dependent on the impedance levels of the active and inactive states of the data communications line. The inactive state, is the low impedance state of the line (e.g., the DC
resistance of the line in the inactive state is less than 50 ohms The active state is a higher impedance (e.g., greeter than 90 ohms). The impedance of data line 58 is relative to the driver circuit found on the communication point. When there is a conflict between two devices (where one is driving the line to the active state), while the other is driving the line to the inactive state, it is the latter that will win the bus. The device driving the line to the active state is driven off the line since the active state is of higher impedance and, therefore, yields to the low impedance state of the line. Thus, during the bit level arbitration mode, the device that drives the line to the inactive state when the other devices are driving it to the active state, will gain full and uncontested access of the data line.
Performing this arbitration technique dynamically at the time of the actual transmission, provides the utmost in system throughput; i.e., the actual throughput is solely dependent upon the activity on the data communications line at any given time. Furthermore, this also eliminates the need for lengthy polling techniques when information must immediately be transferred and processed upon demand.
The arbitration technique may also be used to freeze or hold the current status of the system without any loss of information. This may be desired during maintenance or downtime procedures. This freezing is achieved by holding the data line in the inactive state for an indefinite period of time so that maintenance procedures can be performed Since the data line is being held in the inactive state, all information will be held at the communications point and, therefore, not be lost until the information can be effectively transferred.
There is a mode of operation during which controller 50, which is an overriding master device, holds an interactive uninterrupted data conversation with a transceiver decoder 56 (slave). During this interactive interchange of information to a particular transceiver decoder 5G, no other transceiver decoder can contest the use of the data line. The other transceiver decoders 56 are said to be locked out and yield the data line to the control of controller 50.
This is achieved by defining a master device and slave devices in the system.
The determination of the master/slave relationship of the system components are built into each of the communication points, i.e., controller 50 is the master and the remote transceiver decoders 56 are the slaves. Controller 50 has overriding control of the data communication line such that it can interrupt, stop, or access data line 58 over any of the other slave devices.
The master/slave mode of operation is achieved through the line free determination logic.
In this logic the deeming of a line to be free has a different timeout period in masters and slaves. A
master device will have a shorter time out period ~4 msec.), so that it can slip in and grab the line before a slave device times out (slave time out is 6 msec~). Furthermore, the slave device may become a master upon command of the actual master device.
During an interactive conversation between controller 50, a master, and a transceiver decoder 56, a slave, control of data line 58 is automatically transferred to the slave device being accessed. This transfer allows controller 50 to select or poll a specific transceiver decoder 56 without being endangered by a response from an arbitrary device transmitting data.
Therefore, the master device is capable of transferring the control of data line 58 to a specific slave device without any interference.
Transceiver decoder - hardware e Referring now to FIGURE 5, there is shown a general block diagram of a transceiver decoder 56.
Each transceiver decoder 56 is built around a single chip microcomputer 100, suitably a 3870, which performs all of the logic control functions of the transceiver decoder including the encoding of data from switch and analog sensor inputs for ultimate transmission to the central controller, and the interpretation and execution of instructions from the central controller. The address of each transceiver decoder 56 ls jumper-selectable by an address selection bus 102 which sets a 10-bit binary word giving each transceiver decoder an address from "0"
to "1023"~ A switchleg jumper 104 allows the user to select the type of switchleg (momentary or maintain) G8 to be coupled to microcomputer 100 of transceiver decoder 56 through a plurality of switchleg inputs 106. A data input and output circuit 108 couples the data line (data line 5~) to microcomputer lOOo Data input and output circuit 108 includes optoisolators for providing an isolated differential data input and output for enhancing noise immunity against electromagnetically coupled noise sources. As previously stated, the data communications link is bi-directional. An analog sensor section 110 allows the coupling to a transceiver decoder 56 of up to eight analog sensors (temperature, light sensors, snow, ice, humidity, wind, smoke, etc.) using an 8-channel analog multiplexer and a dual-slope A/D converter. The analog sensors are of the variable impedance type and are represented by transducer 112 in the Figure (analogous to light sensor 70 shown in FIGURE 1).
These analog sensors can be polled by controller 50 and in response to such polling, send data via their associated transceiver decoder 56 through data line 58 to the controller providing information related to ambient lights, temperature conditions, etc. for initiating an appropriate response to such conditions.
The use of analog sensors and switches renders the system "condition responsive". The time dependent scheduling of relays of selected sectors responding to a pattern of relay states illustrates the use of time as a condition. However, the system can also be condition responsive through its switchleg inputs and analog sensor inputs. Analog sensor section 110 see FIGURE 5) provides connection for up to eight ~8) analog sensors, i.e., devices providing a range of impedances or voltages responsive to ambient conditions such as light level, temperature, humidity, etc. Controller 50 can poll (interrogate) these sensors periodically and issue programmed commands in response to their status, There are also available on the commercial market switch type sensors. Such sensors detect thresholds of temperature, light, humidity, etc. and close switch contacts when their predetermined threshold is exceeded. These switch type sensors can be treated as substitutes for switches 68 coupled to the switchleg inputs oE a transceiver decoder 56. The response to the actuation of a switchleg is defined by the user regardless of the particular device utilized to close the contacts of the switchleg. Thus a smoke detector having a switch-type output can be coupled to a switchleg of a transceiver decoder 56 and programmed to activate a specific lighting pattern for an emergency sector.
Watchdog reset circuit 120 provides reset and preset capability for transceiver decoder 56.
When microcomputer 100 is operating normally, i.e., sequencing through its instructions beginning at its base (zero) address and proper sequence of instructions it sends a STROBE signal to watchdog reset circuit 120. Whenever the STROBE signal ceases, watchdog reset 120 senses that microcomputer 100 is malfunctioning. Either it has lost a bit and is executing an improper instruction or it has locked into a loop and is not following its proper sequence of instructions. Watchdog reset circuit 120, in response, sends a RESET signal to microcomputer 100 forcing it back to its zero address to begin its instruction sequence again. Watchdog reset circuit 120 also includes a preset switch for giving a user the ability to override a transceiver decoder 56 by turning on all relays. The present switch would be utilized in the event of a data line 58 or controller 50 Eailure and permits circuit breaker control of all relays without the present necessity of hard wiring changes.
Microcomputer 100 is clocked by an external clock crystal 114.
Commands to specific loads issue from microcomputer 100 through drive matrix lines 124 and are coupled to a bank of relay drivers 126 for activating individual relays associated one with each specific load.
The general block diagram shown in FIGURE 1 shows several transceiver decoders 56 coupled along data line 58 serving as the bi-directional data link.
Transceiver decoders 56 are individually addressable and are utilized to directly control relays specified on command of controller 50.
The system is a closed loop wherein controller 50 can interrogate the status of the remote transceiver decoder 56. This status information can be the current relay pattern in force such that justification of system activity can be made and verified. A command from controller 50 can either initiate load actuation or be in a responsive mode for interrogation and self-diagnosis. Data sent to controller 50 from a transceiver decode 56 can either be in response to an interrogation command from the controller or it can be asynchronously sent in response to a remote user input, such as the activation of a switchleg by a switch 68 or a condition responsive device coupled to a switchleg input. Since there is no critical system timing, a user can actuate an input to a transceiver decoder 56 at any time. When an input is recognized, the appropriate information is transmitted to controller 50 which in turn decodes the switchleg signal and sends the appropriate command to actuate the proper relays and loads.
The transfer of data between controlled 56 and a transceiver decoder 56 is achieved over data line 58. Data is transmitted in a serial fashion as described in great detail above.
Data Stream Format Referring to FIGURE 6, there is shown a diagrammatic representation of the format of the data stream. FIGURE 6(a) shows a transmission block of 40-bits (5-bytes) including multiple fields. The data stream includes a function word, an address word, a data field zero, a data field 1, and an error check work. A word refers to one byte of 8 bits of binary information.
The first byte of the 40-bit data stream is the function word. Three bits called FO, Fl and F2, shown in FIGURE 6(a), comprise the binary pattern that i9 used to dynamically set the type of transmission sequence. Since the decoding of this function word is critical to the accurate transfer of data, it is complementary-redundant bit-wise error-checked. The error checking for the function bits is in the three bits following FO, Fl and F2 called FO, Fl and F2.
Before the data is decoded, the function words are error-checked for accuracy. These six bits are exclusively OR'ed together in the appropriate bit positions such that valid data exist when they differ in logic level in each bit position. This will produce a logic one in the exclusively OR'ed section indicating that data is valid.
The function word is present in all data transfers between the controller 50 and a transceiver decoder 56. The three bits provided in the function word provide a binary number from O through 7 which indicates one of eight possible modes. Modes O
through 4 indicate that the data stream was transmitted by controller 50. odes 5 through 7 indicate that the transmission emanated from a remote transceiver decoder 56. Table 1 summarizes the - ~2 -different modes specified in the function word. In general, the function word specifies the type of data being transferred and the data security which affects the system throughput.
FVNCTION WORD - TRANSMITTED BY CENTRAL CONTROLLER
0 0 0 Mode 0 - Install Specified Relay States in Data Fields 0 and 1 0 0 0 Mode 1 - First Transmission of Relay States in Data Fields 0 and 1 0 1 0 Mode 2 - Second Transmission of Complementary Relay States in Mode 1 Mode 3 - Interactive Data Verifi-cation 1 0 0 Mode 4 - Data Interrogation Mode-Use (Auxiliary Function Word in Data Field 0) F2 Fl Fo 1 0 1 Mode 5 - Current Relay States in Data Fields 0 and 1 1 1 0 Mode 6 - Remote User Activated Switchleg 1 1 1 Mode 7 - Data Type Found in Data Field 0 - Analog Sensor Data - Transceiver Decoder 56 Status for Testing (Secondary Auxiliary Function Word in Data Field 0) Continuing to refer to FIGURE 6(a), the ~2~2~
address of the transceiver decoder ~6 includes 10 hinary bits which provide 1024 unique addresses that exist on a single data communication line. The high order address bits, ~8 and A9, exist in the least two significant bits of the function word. The remaining address bits, A0 to A7, are contained in the second byte of the transmission block, the address word.
The type of data that is contained in data field 0, which is the third byte of the transmission block, is specified in the function word. For modes 0 to 3, data fields 0 and 1 contain the appropriate loading pattern for 16 relays specified by controller 50. In mode 4 (see Table 1) data field 0 contains an auxiliary function word which is decoded similarly to the function word of the first transmission byte. Each auxil;ary function word includes a lower and upper order nibble of 4 bits each. The lower order nibble of the auxiliary function word, (see FIGU~' 6(b), f0 - f3, specifies the par-ticular flag which must be decoded The higher order nibble, fO - f3, consists of the complementary redundant bits of the auxiliary function word which is used for error checking. These bits are exrlusively OR'ed with the auxiliary flag to determine their validity. Table 2 is a summary of the auxiliary function words.
.;
--I .
AUXILIARY FUNCTION WORD TABLE FOR MOD
_ _ . _ _ _ (Decoded in Data Field 0 Transmitted by Central Controller) 5 f3 f2 fl fo 0 0 0 0 - Individual relay override, force to OPEN state. Relay number in data field 1.
0 0 0 1 - Individual relay override, Eorce to CLOSE state.
0 0 1 0 - Acknowledge of valid loading pattern - Mode 3 response (see Table 1) 0 0 1 1 - negative acknowledge indication of erroneous relay pattern data, Mode 3 response.
0 1 0 0 - Interrogate current status oE
relays NOTE - Does not over -ride pending switchleg request.
0 1 0 1 - Reserved for future use.
0 1 1 0 - Interrogate system status used in debugging. Does not over-ride pending switchleg request.
0 1 1 1 - Reserved for future use 1 0 0 0 - Request for analog sensor reading whose sensor address is in data field 1.
1 0 0 1 - Interrogate relay status -overrides any pending switchleg requestO
1 0 1 0 - Interrogate current system sta.us - override any pending switchleg request.
1 1 1 1 Not Used.
- ~5 -Modes 5 and 6 (see Table 1) are transmitted by transceiver decoder 56. Data fields 0 and 1 contain either the current state of the relays or the activated switchlegs of the remote user.
Referring now to FIGURE 6~c) mode 7 is also sent by the transceiver decoder 56 and indicates, in the high order nibble of data field 0, a second set of auxiliary function words sfO and sfl specifying the type of data found in data field 1 and in the low order nibble of data field 0. This second auxiLiary function word is used to send the analog sensor reading as well as information used in testing the transceiver decoder 56. Table 3 summarizes this second auxiliary function word.
SECOND AUXILIARY FUNCTION WORD
Sfl sfO
0 1 - system status contained in low nibble of data field 0 and in data field 1.
1 0 - Analog Data enclosed in data field 1 - addressed in low nibble of data field 0.
The fifth and last byte of the transmission block (see FIGURE 6(a) is the parity error check word. This generates even parity for every four bits of data of the previous four bytes of the transmission block. Before any action is taken by transceiver decoder 56, a parity check on the previous bytes is performed with the error check word to determine the validity of the transmission block. If an error is detected, no action will occur and the transceiver decoder will continue its normal activity and wait for a new command from the controller 50, or remote user input.
Mode 0 is the binary bit pattern 000 shown in Table 1. This is the fastest mode providing the highest degree of system throughput. This mode, sent by the controller 50, informs a transceiver decoder 56 that load control data is contained in data fields 0 and 1. Transceiver decoder 56, upon receipt of this data block, performs an address and error check using the error check word and immediately installs the specified states of relays 60.
Modes 1 and 2 provide a higher level of data security at a reduced system throughput than mode 0.
Mode 1 indicates to transceiver decoder 56 that load control information is contained in data fields 0 and 1, as in mode 0. However, no action occurs until after a second transmission, mode 2, which must follow immediatrely. The mode 2 transmission consists of complementary redundant load control information in data fields 0 and 1. After the reception of mode 2, data fields 0 and 1 of mode 1 and mode 2 are exclusively OR'ed together to insure that each appropriate bit position differs in logic level indicating valid data before actuation occurs. If the transmission is made out of sequence, that is, mode 2 before mode 1, or if the data field bits agree in logic level, then an error condition is said to exist and no action by the transceiver decoder will take place.
Mode 3 is an interactive sequence of data transfer to and from transceiver decoder 56. It provides the highest degree of data security at the slowest system throughput. The sequence of events in this communication scheme are in the following order.
a. Controller 50 specifies load control information in data fields 0 and 1 as in mode 0.
b. Transceiver decoder 56 performs an address ~2~ 6 and error check on this transmission block and immediately responds by transmitting the load control information from data fields 0 and 1 back to controller 50D
c. Controller 50, upon receipt of this data, verifies that the loading pattern is correct and then immediately transmits a positive acknowledge so that load actuation can take place. If controller 50 receives conflicting load control data, it will issue a negative acknowledge signal indicating to transceiver decoder 56 to abort the transmission sequence.
d. Transceiver decoder 56, upon receiving a positive acknowledgement, will then install the specified loading pattern. If at any time the transmission of this information is out of sequence or a negative acknowledgment is received, transceiver decoder 56 will abort this operation.
Mode 4 specifies a particular task to be performed which may require a response by the transceiver decoder 56 to controller 50. The mode 4 task is described in Table 2 and is specified in data 5 field 0.
The state of an individual relay can be modified by controller 50 without affecting the other loads connected to a transceiver decoder 56.
Controller 50 can also request a reading of an analog sensor whose address appears in data field 1.
Controller 50 can interrogate the status of the loads controlled by transceiver decoder 56.
Mode 5 is transmitted by transceiver decoder 56 and contains the current state of the relays in force in response to a read request from controller 50.
In mode 6, the state of an activated switchleg is transmitted to controller 50 by transceiver decoder 56. A switchleg 68 is activated by a user and indicates whether the position is on or off.
Mode 7 contains status information requested by controller 50. Transceiver decoder 56 responds in this mode for the following two cases:
a. Analog Sensor Reading An analog sensor (such as transducer 112 shown in FIGURE 5) whose address is in the low order nibble of data field 0 is supplied in data field 1. This is only sent back to controller 50 after it has requested the analog sensor reading.
b. System Inquiry Mode This mode is used for testing and debugging transceiver decoder 56. When controller 50 asks for system status, the low order nibble of data field 0 will contain the condition of several user selectable jumpers. Data field 1 will contain the value of the data Nate counter used in determining the logic level inputs from data line.
Up to eight switches 68 can be connected to switchleg input circuit 106 of txansceiver decoder 56 providing programmable remote user inputs to controller 50. Switches 68 can be either maintain or momentary type. The type of switchleg is determined at the time of installation by a jumper selection at switchleg jumper 104 (see FIGURE 5). When momentary switches are selected, transceiver decodex 56 will only transmit data indicating the state or direction of the contact when there is a MAKE condition or on positive action only. For the maintain switches, transmission to controller 50 will occur on a 2~KE or BREAK condition, ire., whenever the switchleg changes state. Switchleg actuation is achieved asynchronously and independently of any activity of controller 50 and other transceiver decoder 56 connected with data line 58. This independence allows each transceiver decoder 56 to function without any critical system timing and thereby reduces system comp:Lexity and its susceptibility to erroneous action while increasing system throughput. Activation of a sw:itchleg input by the closure of a switch 68 asynchronously causes a signal to be sent to controller 50 requesting an override instruction for a particular relay 60 and its associated load. If controller 50 has been programmed to respond to the activation of switch 68, a command will be sent to the transceiver decoder 56 assoc:iated with the relay requiring activation.
Transceiver decoder 56 contains filter:ing and debouncing logic for eliminating multiple switchleg actuations and for rejecting errors caused by noiseu Switchl-eg inputs are xead at 80 msec intervals and require that the user enable a switch for at least 100 msec to guarantee a true reading.
When a switch 68 is activated by a remote user, a switchleg output word is formed in data fields 0 and 1 of a transmitter buffer in transceiver decoder 56. The switchleg word is then transmitted to controller 50 as soon as the data line is deemed free. Data field 0 will contain the particular switchlegs that have been activated and data field 1 contain the desired state. The bit positions that are set in data field 0 indicate which switchlegs were activated by the remote user. The corresponding bit positions in data field 1 indicate the state of the activated switch 68 (on or off). For example, referring to FIGURES 6(d) and 6(e), if switching 6 has been activated, then data bit 6 will contain a 1 in data fields 0 and the corresponding Kit position in data field 1 will contain the state of the switchleg (logic 1 for on and logic 0 for off).
If data line 58 is in use, transceiver decoder 56 will standby, latching the switchleg request until the information can be sent. Therefore, the switchleg actuation is not lost and does not require multiple actuations by the user. If while transceiver decoder 55 is standing by another switchleg is activated or if multiple switchleg inputs occur at the same time or if the same switchleg is reactivated, then all the inputs will be added to the current switchleg output word waiting to be sent to controller 50. All inputs are latched and provide "N-key rollover" insuring accurate readings even if multiple switches are simultaneously actuated. This will guarantee that no data is lost due to the interaction of the other devices.
The transmission of the switchleg data occurs asynchronously with controller 50. This eliminates the need for slow polling methods. The throughput is therefore a function of the current activity on the data bus FIGURES 7-17 detail the specific circuitry and logic functions performed by transceiver decoder 56. The heart of each transceiver decoder 56 is a 3870 single chip microcomputer 100 which contains a 2K ROM program providing all required logic functions.
Transceiver Decoder Microcomputer Connections Microcomputer 100 is a general purpose microcomputer that is transformed into a special purpose microcomputer by its particular program burned into read only memory (ROM). All logic functions of transceiver decoder 56 are carried out by microcomputer 100. Signal or pin names as used throughout this specification can be correlated to those shown on FIGURE 7.
Referring now to FIGURE 7, there is shown a detailed signal and pin assignment for microcomputer 100. The address bus includes pins 3-6, 19-16, and 33-32, respectively. Serial input data from data line 58 is coupled into SID on pin 38~ Serial output data to data line 58 is coupled from SOD pin 26. The digital signal representing the status of the analog sensors coupled to analog sensor section 110 tsee FIGURE 6) is coupled into A~INP
pin 27. Selection of particular banks of relay drivers is made by signals on a relay bank selection bus including RESEL0...RESEL7 at pins 8-15 respectively Particular relay drivers within each bank are selected by MD0-MD7 at pins 37-34 and 22-25 respectively. Switchleg inputs 106 are multiplexed onto the MD0-MD7 lines.
Referring now to FIGURE 8, there is shown a sche~latic diagram of data input and output circuit 108.
Transceiver Decoder Data I/O
Data input and ou-tput circuit 108 provides isolation between data line 58 and microcomputer 100. Specifically, isolation from data line 58 to input SID (pin 38 of microcomputer 100) is provided by an optoisolator 150. Isolation from the data output SOD (pin 26 of microcomputer 100) to data line 58 is provided by a second optoisolator 152. All circuitry from the data line side of optoisolators 150 and 152 to data line 58 are powered by an isolated power supply providing voltages +P and -P.
Data is coupled to and from data input and output circuit 108 via a fusable link 154. A high impedance is provided to the data line by a series resistor 160 in the data path. A small amount of filtering is provided by a capacitor 158 across the data line. Only minimal filtering is required because the primary filtering is handled by digital signal processing techniques within microcomputer 100~
zener diode 162 establishes a 10 volt threshold level for decoding the logic levels of received data. This threshold provides a certain measure of noise immunityO
The normal state of data line 58 is active (high impedance) when the line is freeO This corresponds to a voltage level of greater than 10 volts between the two wires of the twisted pair forming data line 58 in accordance with the definltion oE the active state and the detailed discussion of the communication link.
A voltage of greater than 10 volts at data line 58 effectively turns on transistor 16 which turns off transistor 166 and maintains optoisolator 150 in an off condition. Since the normal condition is low power, there is very little stress on optoisolator 150, enhancing system reliability. When optoisolator 150 is off, the collector of transistor 170 is pulled up to five volts by a resistor 173 coupled thereto. Because amplifier 172 is an inverting amplifier, a logic level zero will appear at the data input SID for coupling into pin 38 of microcomputer 100. In summary, the normal, active state ox the data line (data line 58) impresses a logic level zero on the SID input of microcomputer 100.
When data line 58 is driven by controller 50 or another transceiver decoder 56 to a voltage level of less than 10 volts between the wires of the twisted pair, zener diode 162 blocks current to transistor 164 causing it to be in the cut off state.
Transistor 164 then turns on transistor 166 which causes optoisolator 150 to turn on (current through diode 168). The turning sn of optoisolator 150 causes ~3~
transistor 170 to turn on thereby establishing a zero level at the input of amplifier 172 and a logic level one to appear at the data input SID of microcomputer 100. Thus, when the data line is driven to an inactive state (low impedance) a logic level "1"
will appear at the data input SID of microcomputer 100.
When microcomputer 100 of a transceiver decoder 56 wants to drive the data line (data line 58) it must bring the data line to an inactive (low impedance) state. No transceiver decoder 56 is capable of sourcing current onto the line, but rather drives the data line 58 to a lower impedance state thereby impressing a signal upon it. Only controller 50 sources current onto data line 58.
There are two states defined for the data line: a high impedance state (greater than 90 ohms) wherein the voltaye level hetween the wires of data line 58 exceeds 10 volts and a low impedance state (less than 50 ohms) wherein the voltage level between the wires of the twisted pair is less than 10 volts. This impedance level difference allows the use of bus arbitration. In order to drive the data line, a transceiver decoder 56 must drive the data line to a low impedance condition. A logic level "0" appearing at the output data line SOD of microcomputer 100 will turn on an LED 174 within optoisolator 152.
Optoisolator 152 includes a photo-transistor 176 which is turned on by the conduction of LED 174 thereby supplying current from the isolated power supply to the output drive transistor 178. Turning on transistor 178 across the data line sinks enough current so that the voltage level between the wires of data line 58 Ealls to less than 10 volts and the impedance between the wires drops below 50 ohms.
Current is sunk through fusable link 154. If transistor 178 fails so as to present a low impedance 3~2~
between its collector and emitter, data line 5a i5 effectively shorted By virtue of data line 5~ being held in a low impedance state for an abnormal length of time, controller 50 detects a malfunction and 5 responds by sending a pulse of approximately one amp down data line 58. This pulse is designed to blow fusable link 154 of the malfunctioned transceiver decoder 56 thereby severing that particular transceiver decoder from data line 58. This detection and subsequent response by attempting to blow fusible link 154 on a malfunctioning transceiver decoder 56 constitutes the self clearing mode of the transceiver decoder operation.
As stated, optoisolators 150 and 152 and an isolated power supply provide isolation between microcomputer 100 and the data line. This isolation helps to maintain the integrity of data line 58 and provides noise immunity. Data line 58 runs throughout the entire system and is quite long. It is possible for noise to be coupled into data line 58 from various electrical sources. Even if the line were brought to a level of 1,000 volts with respect to earth ground, isolation prevents this higher voltage level on data line 58 from affecting either controller 50 or microcomputer 100. Both controller 50 and microcomputer 100 will still be able to distinguish active and inactive data levels by sensing the differential voltage between the wires of data line 58.
By using a twisted pair for data line 58, common mode rejection is enhanced. A property of twisted pair is that in the presence of a strong magnetic field, signals coupled into one wire of the twisted pair will also be coupled into the other wire. Common mode noise is therefore rejected on input and output circuit 108 and only the differential signal between the wires of data line 58 is amplified and decoded. If one wlre of the twisted pair of data line 58 wexe referenced to ground, this would not be possible.
Analog Sensor Section Referring now to FIGURE 9 there is shown a more detailed diagram of analog sensor section 110 of a transceiver decoder 56. Analog sensor section 110 accommodates up to eight analog inputs for coupling to analog devices such as photocells and thermistors.
These analog inputs are periodically interrogated by controller 50 to determine the ambient conditions that exist at a remote control point. Light and temperature levels can be read by connecting the appropriate sensors to analog sensor section ll0.
One of eight analog inputs is selected by a multiplexer 200 having sensor select inputs multiplexed onto the MD0, MDl, and MD2 outputs (pins 37, 36, and 35) of microcomputer l00. Utilizing these three sensor select bits, multiplexer 200 is able to select one of eight sensor input circuits 202. A representative sensor input circuit 202 is shown coupled to the AIo input of multiplexer 200. The output of multiplexer 200 is coupled through an isolation amplifier 204, suitable a voltage follower circuit utilizing an operational amplifier, to an analog to digital converter 206.
Analog to digital converter 206 is suitable a dual slope A/D converter having a maximum conversion cycle time of 22 milliseconds. The output of analog to digital converter 206 is coupled to the ANINP input (pin 27) of microcomputer l00. Ramp control of analog to digital converter 206 is coupled to the ANCNTL
output (pin 28~ of microcomputer l00.
Watchdog Reset Referring now to FIGURE 10 there is shown a detailed schematic diagram of Watchdog reset - 5~ -circuit 120. Because transceiver deeoder 56 is based upon a single chip microcomputer 100, it operates as a sequential machine exeeuting a sequence of instructions. In its normal power-up mode, the microcomputer must periodically reset itself in order to justify its operation back to its zero address. In addition, the sequence of instruetions to be executed depends upon values stored within internal registers such as its program counter. Due to the presence of noise, it is possible for internal registers to drop a bit of data in such a manner that the data bit loss would cause microcomputer 100 to execute an improper instruction, an out of sequence instruetion, or execute on data rather than the appropriate instruetion. It is possible for microcomputer 100 to be foreed into an operating loop which effectively latehes the entire board and prevents it from responding to any eommand from external sourees. In addition, it is advantageous to provide the eapability to override the system at a transeeiver deeoder 56 in the event of a eontroller 50 or data line 58 failure.
Watehdog reset eireuit 120 provides a souree of periodie reset pulses for justifying the operation of mieroeomputer 100 to its zero address for the start of eaeh of its normal eyeles through its address sequenee. In addition, watehdog reset eireuit 120 provides reset pulses to justify mieroeomputer 100 after a dropped data bit has eaused it to stray from its normal sequence of operation. In addition, an emergeney override switeh 221 provides a present signal for causing all relays to be turned on regardless of signals on data line 58. Operating in such a present mode electively returns all relays assoeiated with the preset transeeiver deeoder 56 to circuit breaker eontrol.
In the absenee of a STROBE signal from microcomputer 100, watchdog reset circuit 120 provides RESET pulses to the microcomputer every 240 milliseconds. Thus, in the absence of a STROBE pulse from microcomputer 100, the microcomputer would be returned to its zero address every 240 milliseconds when a pulse is received at its resent input. The time period between reset pulses is controLled by the RC time constant associated with a resistor 224 and a capacitor 226. When allowed to charge, in the absence of a STROBE pulse, capacitor 22~ charges through resistor 224 to a predetermined voltage level, typically 2.5 volts. When capacitor 226 is permitted to charge, it trips a Schmitt trigger 227 having an inverting output coupled to the reset input line of microcomputer 100. Once activated by a RESET signal, microcomputer 100 executes the instruction at its zero address location as if it were being powered up for the first time.
When microcomputer 100 is functioning normally and executing its instructions in proper sequence, it clears the charge from capacitor 226 by coupling a STROBE signal through inverting amplifiers 220 and 222 to capacitor 226. When microcomputer 100 is operating properly, a STROBE of approximtely 4 microseconds appears every 25 milliseconds. These STROBE pulses, 25 milliseconds apart, clear the voltage from capacitor 226 before Schmitt trigger 227 can be triggered, thus inhibiting RESET pulses from watchdog reset circuit in the absence of STROBE pulses from microcomputer 100, a feedback loop formed by a diode 230 and resistor 232 cause a periodic pulse signal to appear on the RESET
line. In essence, the STROBE can be thought of as the heart beat of microcomputer 100. Until that heart beat is sensed, the RESET line will continue to pulse the microprocessor until the computer is operating properly and the STROBE is found.
When controller 50 fails or data line 58 is severed, no data can be transferred to the relays associated with a transceiver decoder 56. Therefore means are provided for overriding data line control of relays. The activation of present swit:ch 221 provides a signal forcing all relays on thereby returning them to circuit breaker control without the necessity or hard wiring them around a transceiver decoder 56.
This provides an emergency backup for a controller ~0 or data line 58 failure Present switch 221, when activated, provides a pulse on the RESET line. When microcomputer 100 senses a RESET pulse, it reads the PRESET input line.
The PRESET input line is coupled through inverter 234 to preset switch 221. The activation of switch 221 effectively ground the input of inverter 234 thereby providing a logic level 1 at its output. That logic level 1 at the output of inverter 234 appears on the present line simultaneously with the appearance of a RESET pulse on the reset line. Switch 221 is AC
coupled by a capacitor 228 to the RESET line. AC
coupling insures that the RESET line will pulse while the PRESET line stays at DC. This insures that when microcomputer 100 responds to a reset pulse, it will read the PRESET as being at a logic level 1 and know that it should go into a PRESET state and force all relays on.
Switchle~ Input ReEerring now to FIGURE 11, there is shown a detailed schematic diagram of switchleg input circuit 106 and switchleg jumper circuit 104. Each transceiver decoder 56 includes switchleg inputs for up to eight remote switches 68. By the coupling or decoupling of a switchleg jumper 250, switchleg jumper circuit 104 appropriately instructs microcomputer 100 z~
so that either momentary or maintained type switches can be used. There are 16 inputs labeled 1-red.~.8-red, l-black~ -black. Each of the red inputs is coupled through a resist:or 252-0...252-7 to one input of a RAND gate 254-0...254-7 respectively. The outputs of NAND gat:es 254 are coupled respectively to the MDO...MD7 input lines of microcomputer 100. The other inputs of NAND gates 254 are tied together and coupled to the CCSEL #2 input of microcomputer 100. Similarly, the eight black switch inputs are respectively coupled through resistors 256-0...256-7 to one input each of NAND
gates 258-0.=.258-7 respectively. The respective output lines of NAND gates 258 are also coupled to the MDO...MD7 inputs of microcomputer 100. The second inputs of NAND gates 258 are tied together and are coupled to the CCTYPE/CCSEL l input of microcomputer 100. The output of switchleg jumper circuit 104 is also coupled to the CCTYPE/CCSEL #l input of microcomputer 100.
The switchleg voltage VSL is 20-40 volts generated in a switchleg power supply (not shown).
The combination of resistors 266 and 268 coupled into each of gates 254 and 258 provide appropriate voltage levels to operate the gates so as to provide a 3.5-5 volt output for coupling into standard TTL logic entering microcomputer 100. When jumper 250 is removed from jumper circuit 104, the input of an amplifier 262 is pulled up to a 5 volt level by the action of a resistor 264 in series with a diode This forces the inverted output of amplifier 262 and the connected CCTYPE/CCSEL #1 input at pin 29 of microcomputer 100 to a logic level 0. With pin 29 of microcomputer 100 at a logic zero, switchleg input circuit 106 is set for the use of maintain switches, that is switches which maintain contact between their - 6~ -poles rather than making a momentary contact and returning to an open normal condition immediately thereafter. By forcing pin 29 of microcomputer 100 to a saturated logic level zero state, it is impossible to drive that input line high and thus, one input to each of gates 258 will be a logic level zero disabling gates 258 since they are not used with maintain switches.
The maintain mode switches will be coupled to the eight red inputs coupled to gates 254. Again, a maintain mode switch maintains contact closure until the contact is opened. Using maintain mode switches, coupled to the eight red inputs, if a switch is open, the red input line is pulled up to switchleg voltage VSL which is between 20 and 40 volts depending upon voltage variations and loading. A voltage of 20-40 volts is utilized so that there will be sufficient voltage to prevent the mechanical contacts of the switches from building up an oxide layer thereby rendering the switch unreliable. Also, the use of a voltage between 20 and 40 volts, as opposed to using logic level voltage, allows the switchleg to be somewhat remote from the transceiver decoder 56. With the IR loses associated in long wires, a logic level signal would require that the switches be only a short distance from the transceiver decoder 56. With voltage VSL applied, the switchleg voltages are divided through resistors 266, 252 and 268. r~lis voltage division provides a standard TTL logic level of 3~5-5 volts.
In order to utilize momentary type switches, jumper 250 is inserted in switchleg jumper circuit 104 thereby forcing the output of amplifier 262 to a logic level l Thus, gates 258-0...258-7 become operable and momentary type switches or contact closures can be coupled between the corresponding red and black inputs for a particular switch member.
Microcomputer 100 at intervals of from 75 to 80 milliseconds reads (polls) the switchlegs connected to its MD0-MD7 inputs at its pins 37-25 respectively. This reading operation is done without any command from any other devices connected to its data lines. This reading is under the logic control of microcomputer 100. It is done independently and on its own, and in accordance with its internal clock.
Essentially, microcomputer l00 is a sequential machine which operates through its various states to do specific tasks. Even though it is continuously interrogating the switchlegs to determine their status, it is not continuously sending that data back to controller 50. The only time a switchleg 68 requires action is when there is a change in its state. That is, when its state is dif-ferent from the previous reading of it 75 to 80 milliseconds before.
For example, assuming a switch 68 is coupled to switchleg input 1J the input of NAND gate 254-0 will be allowed to pull up to a plus voltage thereby enabling the gate. When a switchleg is interrogated or polled by microcomputer 100, a high voltage appears on the output of gate 254. A TTL gate is used where output is of the open collector variety. It will either saturate and stick the line at a logic zero or be in a high impedance state. Therefore, the driving of the line to a logic level 1 is performed on internal pull-up devices or in this case by resistors located internal to the microcomputer 100.
Once a transition has been made from an open switch state to a closed switch state or from a closed switch state to an open switch state a change in disposition of the switch from the prior reading about ~0 milliseconds ago takes place. A series of readings then follows in order to prevent an erroneous reading. To guard against erroneous readings, 10 readings are successively made and they must all have the same reading for a switch to be accepted as a closure or as a change of state. Once the change of state has been verified, the microcomputer 100 will attempt to access the data line in order to transmit this information to controller 50.
In the case of a momentary type switch only the positive action of temporarily closing the switch is meaningful. CGntact is made and then broken.
However the breaking of contact is not acted upon.
Momentary type switch connections can be used for photo relays and other types of condition responsive devices having a switch-like trigger mechanism coupled to a switchleg input as well as for momentary type switches. By using momentary type switches you can coy en the off stage of the switch to different swi~cl- numbers to provide increased flexibility for the system.
Relay ~_ivers Referring now to FIGURE 12 there is shown a detai1ed schematic diagram of relay drivers 126 coupled to their drive matrix lines 124. Transceiver decoder 56 includes a bank of 32 relay drivers organized into an upper bank of 16 relay drivers and a lower bank of 16 relay drivers. Each relay is associated with two gates 300 and two amplifier drivers 302. In the upper bank the gates are numbered 300-1...300-16 and the inverting amplifiers are numbered 302-1...302 16. In the lower bank the gates are numbered 300-17...300-64 and the amplifer drivers are numbered 302-17...302-32. In both the upper and lower banks, the gate/amplifier combinations are wired in groups of eight (to control four relays) with one gate input commonly connected. Pins 8-15 of microcomputer 100 are relay bank select signals RLSEL0...RLSEL7 respectively and are coupled to the common input of each group of gates/amplifiers. Data bus lines MDO...MD7 on pins 37-25 of microcomputer 100 are connected one each to each of the gates/amplifiers of each group. Thus, a particular relay bank select signal coupled with a specific address line defines only one relay including two gates 300 and two amplifier drivers 302. When using all 32 relays, transceiver decoder 56 is assigned two consecutive addresses, the first being an even address and the second being the odd address immediately ollowing the even address.
Microcomputer 100 responds to the even and odd address coding wherein the least significant figure is in essence a "don't care" bit. The particular transceiver decoder 56 addressed will respond to either of these addresses. The upper bank of relay drivers will respond to the even address and the lower bank of relay drivers will respond to the odd address. Each of amplifier drivers 302 includes a Darlington pair (open collector) of transistors for directly driving a relay. It further includes a transient protection diode to protect from inductive load kick-back from a relay that has been triggered.
2S The relays are standard latching type relays having three wires, one red and one black and one blue. The red and black wires of the relay connect to a pair of adjacent amplifier drivers 302. A pulse on the black wire forces the relay into an open state and a pulse on the red wire forces the relay into a closed state.
The blue wire is the common and is coupled to a power supply. To drive the relay to either of its bi-stable states (open or closed) the red or black wire is grounded by an enabling pulse from amplifier driver 302.
As stated, each group of four relays is - ~4 -coupled to a relay bank select signal (one of pins 8-15 of microcomputer 100). Enabling a given bank select signal enables up to four relays.
However, due to excessive loading on the semiconductors in the relay drivers, only two relays in a bank are activated at the same time. Data appearing on data lines M~O...MD7 specify the particular state for each relay winding when a relay becomes energized. After the data is stable on lines MDO...MD7, a bank select signal activates a particular bank. Relays are pulsed in groups of two and microcomputer 100 cycles through the er.tire bank of relays repeatedly. It takes 25 milliseconds to pulse a single relay winding and two such windings are activated at the same time. After a period of 200 milliseconds 16 relays have been pulsed. However, because of mechanical shifts in the properties of the relays, i.e., armature displacements, etc., a particular relay may not be pulsed on or off as desired. Therefore, each relay is pulsed three times so that in case it does not change state on the first pulse it will probably change state on either the second or third pulses. Three full cycles require 600 milliseconds so that an entire bank of 16 relays can be pulsed three times in succession.
Transceiver Decoder Microcomputer Logic Function All logic functions of transceiver decoder 56 are carried out by microcomputer 100.
Microcomputer 100 is suitably a 3g70 (originally developed by MOSTEK and also sourced by Fairchild and Motorola). The 3870 is a single chip microcomputer system providing standard architecture that is customized through the use of firmware built into an on-chip read only memory PROM) to perform the specific logic functions required With the specific ROM code set forth below in Appendix A, microcomputer 100 is transformed into a custom transceiver decoder chip.
As customized by the ROM code set forth in Appendix A, miCrOCQmpUter 100 performs tasks falling within four main modes of operation:
- data communications handling relay actuation and control - contact closure (processing) - analog sensor handling Along with these four main modes of operation, a built in fifth mode allows the contents of its internal ROM to be dumped and checked. Even though all logic functions are built into the ROM code for microcomputer 100, these logic functions can be represented by functional blocks and can be hard wired using standard logic components.
Referring now to FIGURE 13 there is shown a functional block diagram of microcomputer 100. In essence, these functional blocks correspond to the blocks that would exist if the functions of transceiver decoder 56 were hard wired into discrete components instead of being implemented by a specialized microcomputer. Overall sequential control of the logic function of microcomputer 100 is provided by a sequential control unit 370 which receives signals indicating the status of various blocks and generates control signals on control lires for stepping the various functional blocks through their respective tasks. Data received from data line 58 through data I/O 108 is coupled to the SID (pin 38) input of microcomputer 100 and is received by a receiver handler 350. Receiver handler 350 provides input logic and phase locked loop filtering for incoming data. Data to be transmitted by microcomputer 100 through data I/O 108 is coupled onto the SOD line (pin 26) of the microcomputer from a transmitter handler 352.
Receiver handler 350 and transmitter handler 352 are each coupled to a data line controller and conflict resolver 354 for resolving conflicts between received data and data to be transmitted.
Transmitted data includes switchleg activations, analog sensor inputs and relay status information.
When data has been received by data line controller and conflict resolver 354 from receiver handler 350, the data line controller and conflict resolver sends a signal on a signal line 351 to sequential control unit 370 indicating that data has been received.
Switchleg data on the MD0 to MD7 data bus is coupled into a switchleg data register and controller 368. Switchleg data register and controller 368 includes registers storing the previous state of each switch input and its current state and includes a comparator for comparing the values in these two registers to determine if a switch has changed state; i.e., a user has turned his switch on or off. When a status change of a switch is indicated switchleg data register and controller 368 sends a signal on a line 369 to sequential control unit 370 indicating that switch data must be sent onto data line 58 for transmission to controller 50. Sequential control unit 370 then issues a command on its control line to switchleg data register and controller 368 causing it to couple its data onto an internal data bus for transfer to data line controller and conflict resolver 354 for ultimate transfer through transmitter handler 352 and data I/0 108 to data line 58. An internal 8 bit wide data bus couples all block sending and receiving data so that data can be freely transferred between blocks at the direction of control signals from sequential control unit 370. Sequential control unit 370 is coupled to each functional block through control lines for disseminating control ~æ~
signals for controlling the flow of data and sequence of operation of the blocks.
An address input buffer and latch 356 is coupled to the address lines ADRO...ADR9 at pins 3-6 and 19-16 and 33-32 respectively. Address input buffer 356 couples address information into microcomputer 100 and latches tne address information into a set of buffers so that the information can subsequently be compared with the address called for in data received from data line 58. When data is received through receiver handler 350 and coupled to data line controller and conflict resolver 354, the data line controller and conflict resolver sends a signal on a line 355 to sequential control unit 370 indicating that data has been received. Through its control lines, sequential control unit gates the address information in address input buffer 356 (address set for this particular transceiver decoder 56 by the user when installed) to data line controller and conflict resolver 354 for romparison with the address received from data line 58. The address information from address input buffer 356 is transferred to data line controller and conflict resolver 354 on the internal data bus. If an address comparison indicates a valid address (transmission intended for this transceiver decoder 56) a siynal is sent on line 355 to sequential control unit 370.
Sequential control unit 370 causes a decode of the data and takes the required action. The required action may be the taking of an analog sense reading, the activation of a relay or the sending of relay status information. If an analog sensor reading is required, sequential control unit 370 activates through its control lines an analog averager and control unit 358.
Analog averager counter and control unit 358 ~6 accepts analog information ANINP coupled to pin 27 of microcompu-ter 100 from an A/D converter 206 and provides the ANLNTL signal to the A/D converter.
Analog averager counter and control unit 3S8 has the capability to control the dual slope of A/D
converter 206 and to read a dual slope conversion circuit within the A/D converter. Ana:Log averager counter and control unit 358 includes an analog averaging counter and a control circuit. In essence, it is merely a preset counter that is gated on and off to count up or down from a preset count.
If sequential control unit 370 determines from the decoded data that a relay activation is required, it activates via its control lines, a relay output sequencer 361. Sequential control unit 37 also enables data line controller and conflict resolver 354 to impress the data in data fields G
and 1 onto the internal data bus for coupling to relay output sequencer 361. A control signal from sequential control unit 370 causes the data in relay output sequencer 361 to transfer its data to a relay output buffer 360 for driving relays through lines MD0 to MD7. Simultaneous with the control signal to relay output sequencer 361, a control signal is coupled to a relay timer 366 which is a 25 msec. timer. Relay timer 366 activates a relay bank selector 362 causing it to select the appropriate relay bank through lines RLSEL0 to RLSEL7. Together, relay timer 366, relay bank selector 362, relay output sequencer 361 and relay output buffer 360 determine the duration and which relays are to be actuated and to which states they are to be actuated. These four blocks are activated simultaneously by sequential control unit 370 in response to the received data in data line controller and conflict resolver 354. Relay time 366 controls the sequencing of the eight banks of relays by relay bank selector 362 so that there is a continuous cycling from one bank to the next so that relays will be pulsed in turn at regular intervals.
A relay type configuration 364 determines whether the particular transceiver decoder 56 has a 16 or 32 relay configuration. A 16 relay configuration transceiver decoder responds to a single address and a 32 relay configuration transceiver decoder responds to two consecutive addresses, one for each bank of 16 relays. The information from relay type configuration 364 is coupled to address input buffer 356 via a line 363 so that the address input buffer will provide both address to data line controller and conflict resolver 354 for address comparison.
A memory buffer area 372 contains system constants representlng the previous states of relays and other information, such as sensor input values that are provided by interrogation tpolling) by controller 50 over da-ta line 58.
Referring now to FIGURE 14 there is shown an expanded block diagram of receiver handler 350~ Data bus input SID at pin 38 of microcomputer 100 is coupled to a band pass filter having an initial band width of 4-5 KHz. The output of band pass filter 380 is coupled to the input of a digital phase lock loop 382. During the time that a preamble is being received, digital phase lock loop 382 operates with a capture range of about 5 KHz. After phase lock has been achieved and the preamble has been "captured", the bandwidth of the loop tightens. After lock-up has occurred, digital phase lock loop 382 supplies information to data input buffers 384. In the meantime, a receiver sequence counter and control unit 386 adjusts the bandwidth of band pass filter 380. This bandwidth can be adjusted by triggering a set of transmission gates switching on various capacitive values on an op-amp active filter.
After lock has been achieved, digital phase lock loop 382 is reduced in bandwidth to roughly one-half of -the frequency that is being transmitted and has been captured. This frequency is determined only by the data coupled into microcomputer 100 on the data input bus SID. Since all transceiver decoders 56 and controller 50 are operating asynchronously, the capture range of digital phase lock loop 382 must be wide. Receiver sequence counter and control 386 is coupled to a conventional error checking bus protocol handler 388 which is a standard parity bit generator and comparator. The free output lines from receiver 15 handler 350 shown in FIGURE 15 correspond to the signal line Erom the receiver handler to data line controller and conflict resolver 35~ in FIGURE l A
flow chart of the function of receiver handler 350 is set forth in FIGURE 15.
Referring now to FIGURE 15, the logic flow of the receiver function of transceiver decoder 56 is set forth. when data line 58 is observed to be in an IBG (low impedance state), data begins to flow with a preamble. During the transmission of the preamble, a digitally simulated phase locked loop locks onto the preamble bits. A minimum of four bits is required for lock. The initial bandwidth of the loop allows lock to a data rate of 300-5000 bits/second.
After preamble lock, it is determined whether or not there is a preamble error.
If there is a preamble error, the received function is aborted and a flag set, control is returned to the executive.
owever, if there is no preamble error, the logic thresholds are determined from the preamble bits. During the discussion of the communications ~æ26 link, it was defined that the preamble bits were a 50%
duty cycle signal and that logic levels one and Nero were determined as a pulse width greater than or less than the width of the preamble bits. [t is fro~l the four preamble bits received that the logic threshold levels are established from which logic ones and zeros will be decoded.
After logic level thresholds have been established, the band width of the dig:itally simulated phase lock loop is narrowed to a range more closely approximating the data rate established by the preamble. After a valid IBG, 40 bits of data are received into data input buffer 384. After data has been received into data input buffer 384, it is determined whether or not the receiver is out of sync. This is determined by the presence of an IBG at an unexpected point in time.
It the receiver is not out of sync, -the data is checked by error checking bus protocol handler 388. If the data is determined to be valid, the data is decoded.
After data is decoded, the address transmitted is compared with the address of the transceiver decoder 56 receiving the data (see FIGURE 6 - Address Election Bus 102~. If the address corresponds, the transceiver decoder 56 is dispatched to perform a specific task called for by the flag word and data word in the data received. This data could correspond to processing a relay function, reading an analog sensor, or answering a mode four interrogation by controller 50.
Returning to the reception of the 40 bits of information into data input register 384, a line check is performed to see if the line is free. If the line is not free, data is received, however, if the line is free, then the receiver is cleared and reception aborted, and contxol returned to the executive.
If the receiver i5 determined to be out of sync, then the receiver waits for another valid IBG.
If the data check by error checking bus protocol handler 388 is determined to be invalid, then the receiver also waits for a valid IBG before proceeding. Furthermore, if when the address is compared, the address is not for a particular transceiver decoder receiving data, then that receiver waits for a valid IBG before proceeding. An expanded block diagram of the transmitter handler 352 is set forth in FIGUP~ 16.
Referring now to FIGURE 16, there is shown a more detailed block diagram of transmitter handler 352. An output buffer 390 is coupled to a data timer 392 which also receives information from a transmitter sequence counter and control unit 394.
Data timer 392 is coupled to a bus conflict detector 396 also receiving a signal from receiver handler 350. Bus conflict detector 396 provides the arbitration between conflicting control points. The output of data timer 392 is coupled to the data output bus SOD. In addition, the output of bus conflict detectox 396 is coupled to a data line protocol handler 398. The three signal line outputs shown at the bottom of FIGURE 16 correspond to the signal line from transmitter handler 352 to data line controller and conflict resolver 354 shown in FIGURE 13. The transmission sequence has already been detailed in the flow chart shown in FIGURE 3. The function of bus conflict detector 396 has been detailed in FIGURE 4.
An expanded block diagram of the switchleg data input circuit 36~ is set forth in FIGURE 17.
Referring now to FIGURE 17, there is shown an expanded diagram of the switchleg data input section of the receiver handler. This section - :a2~:~26 includes a 30 msec reject filter 602 coupled to a switch input buffer and latch 604. A 75 msec debounce timer 606 insures that the bouncing of a switch 68 will not produce a false triggering of the switchleg data input. A previous switch reading register 608 contains the status of each switch associated with a particular transceiver decoder 56 after its last switchleg entry. A comparator 610 coupled to the previous switch reading register 608 and to the switch input buffer 604 compares the states of the switch after its previous use and present activation to determine whether there has been a change. If a change is indicated, a switchleg request input signal i5 activated on line 369 (also see FIGURE 14).
A sequencer 601 is a counter providing signals to switch input buffer 604 requesting an alternating read of the two banks of switchlegs. A
switch selector 603 receives signals from sequencer 601 and timer 606 and determilles which bank of switchlegs are to be read. The bank selection is indicated on the SLSEL-0 and SLSEL-l. The SLTYPP
signal (pin 2~ of microcomputer 100) is also coupled to switch selector 603 and determines whether momentary or maintain type switches are being used.
A complete printout of the ROM code specifying the entire program permanently fixed into microcomputer 100 included herein as Appendix A. All data values set forth therein are in hexadecimal format.
Controller-Hardware Overview .
Referring now to FIGURE 18, there is shown a general block diagram of controller 50. The specific logic functions required for programmable lighting control are implemented by a microcomputer including a microprocessor 400 and associated memory and input/output devices. Microprocessor 400, suitably an ~2~
Intel 8085 is a general purpose device useable with a variety of input/output devices. It's coupled to memory and to input/output devices via an address bus 401, a control bus 403, and a data bus 405.
Memory includes a ROM 402 and a RAM 404. The specific logic functions for performing programmable lighting control are "burned" into ROM 402 and transform micropxocessor 400 and its associated memory and input/output devices into a fixed purpose computer.
The user defined data base including sectors, patterns, schedule, switches and priority erase times is stored in RAM 404 and occupies 95% of its 32k storage capacity. A real time clock 410 tells controller 50 when to effectuate lighting changes in accordance with the user defined schedule. Both RAM 404 and real time clock 410 are backed up by a battery back up 409 including an internal battery and a connection for an external battery. Battery back up 409 maintains the data base stored in JAM 40~ which would be otherwise volatile during a power outage. In addition, during a power outage, battery back up 409 maintains real time clock 410. Zen power returns after an outage, any load changes called for by the user defined sclledu]e and not executed during the power outage can be caught ul).
Mark-sen~se card reader 52, coupled through a card reader interface 406 provides the user a vehicle for conveniently defining the data base and rapidly entering that data base into RAM 404. Mark-sense 3~ cards having formats for sector, pattern, and schedule data are marked by the user and are then passed through card reader 52.
A keyboard/display 411 coupled through a keyboard display interface 413 provides for manual access by an operator and for a display of status information. Keyboard/display 411 includes a key lock switch for selecting either automatic or manual mode;
a key lock switch for selecting alternate schedule overrides (8th day override; 9th day override and schedule off); tape control switches for selecting tape load or tape store; and output mode switch for selecting a lighted display or printer 54, a set of command keys for selecting program, display clear, manual control, set clock, or check status; a set of item keys for selecting pattern, schedule, sector, priority erase time, switch or sector override table data inputs; a set of number keys for specifying addresses of transceiver decoders, sector numbers, pattern numbers and the like, and several control keys. Using the various keys in combination a user can manually enter data, check the status of relays, switches, transceivers, etc. A lighted display indicates the time on real time clock 410 and annunciates failures in response to self-diagnostics.
An audible alarm indicates certain types of failures including involved keyboard entries.
Magnetic tape device 72 is coupled through a magnetic tape interface 73 and provides a non-volatile medium for storing the user defined data base aftex it has been entered via mark sense card reader 52 or keyboard/display 411. Thus stored data is in machine readable form and is in a suitable format to be loaded directly into RAM 404. In the event of a power failure longer than is protectable by battery back up 409, data is automatically read from tape device 72 upon power up.
Controller 50 further includes a standard RS232 serial printer interface 408 for coupling to printer 54. Printer 54 can provide, on user demand, a hard copy of the data base or a portion thereof or system status information. A printout might include a copy of the schedule in force during the automatic ~?2~i mode operation of controller 50, a list of sectors overriden, or a list of the status of all relays in the system.
The alternate schedule override switch (not shown) and the automatic/manual switch are coupled through an optoisolator 412 8th day, 9th day and schedule off alternate automatic schedules are respectively selected by lines Do Dl and D2 coupled to optoisolator 412.
A data input/output circuit 418 couples signals to and from data line 58, providing the necessary isolation.
Three telephone interfaces 420, 422, and 424, respectively coupled to data sets 64-0, 64-1, and 64-2 couple telephone entered signals to data preset circuits 65-0, 65-1 and 65-2 respectively.
Data preset circuits 65-0 to 65-2 indicate to microprocessor 400 that data has been entered by a telephone user and flags a request for telephone service.
A power reset circuit initializes microprocessor 400 after a power shut down.
Controller 50 utilizes a multiplexed bus for the lower order address A0-A7 and data D0-D7 lines. A
demultiplexer and optical latch 428 performs the required multiplexing. An address latch enable signal ALE from microprocessor 400 latches in the lower order address bits, thus providing a 16-bit address line including A0-A7 from demultiplexer 428 and A8-A15 from the higher order address lines from microprocessor 400.
Control bus 403 includes four standard control signals: input/output read (I/O R), input/output write (I/O W), memory read (MEMR), and memory write (ME ) which, through logic gates 429 activate the various input/output devices and memory associated with microprocessor 400~ The data bus 429 is bi-directional.
A ROM select strobe 431 coupled to address lines All, A12, and A13 selects ROM memory banks and an I/O strobe 433 provides strobe lines Z0-Z15 of control bus 403 for selecting particular input/output devices to be read or written.
A pseudo clock interrupt 435 receives a pulse each second from real time clock 410 and latches that pulse. In turn, pseudo clock interrupt 435 sends a pseudo pulse second signal PPS to microprocessor 400O A clock set clear signal from microprocessor 400 clears the latching of pseudo clock interrupt 435.
Memory Access Hardware and Battery Back-Vp Standard circuit techniques have been applied to access ROM 402 as well as RAM 404. The particular memory address i9 determined by a 16-line (A0-A15) address bus 426 emanating from microprocessor 400. The low order address byte (A0 to A7) is multiplexed on the address~bus 426 (also called the addxess and data lines). An external low order address latch (demultiplexer 428) is used to demultiplex. This address is coupled to a ROM select strobe 430, suitably a standard 75LS138, which is a 1 out of 8 line selector. ROM select strobe 430 is used to select a given bank of memory. That is because the high order address bits are coupled to ROW select strobe 430. The low order address bits are coupled directly to the memory to select a specific memory location to be accessed.
RAY 404 used is of the dynamic type. That is, it requires refreshing at specific intervals.
This refreshing must take place within a 15 microsecond period. The dynamic memory used is based on the current state of the art. It is based on a standard 4116 16K memory integrated circuit. Since ~5 ~04 is dynamic, allowing greater storage densi-ty than that available in static memories, a multiplexed addressing scheme and refresh circuitry is utilized and is considered to be circuit overhead for maintaining this RAY 404.
R~ 404 and real time clock 410 are battery backed-up. Thus, if there is a power failure, microprocessor 400, RO~I 402, and all the other input/output interfaces are allowed to fail and lose power. However, a battery back-up provides R~l 404 and real time clock 410, and the associated circuit overhead to maintain the current status of the controller 50. when power is reinstated, the system will self justify with respect to its time of day schedule. This is particularly important since RAM 404 contains temporary data of the disposition of remotely actuated overrides through switchleys or through the telephone. This temporary data is not part of the data base defined by the user Instead, at predetermined times through the priority erase time feature of the controller 50, this temporary override information entered through switches and telephones is erased. If there is a power failure beyond battery life which backs up the real time clock 410 and l 404, then magnetic tape device 72 would be automatically load the required data base defined by the customer once power is reinstated. Once power is reinstated, the controller is capable of responding -to switchlegs and telephone commands once this data base has been reloaded. Therefore, the system is capable of some operation after prolonged power outages or after short power outages without any user intervention. It is capable of loading itself and running without any outside commands. However, in the event that data is reloaded via magnetic tape after a power failure and real time clock 410 and 404 were 2~ii not kept alive using battery backup, the time of day would have to be manually re-entered for automatic operation to take place. Without setting real time clock 410, only the manual control operations, or overrides through switches and telephones, would be operational.
Data Line Coupling to Controller Referring now to FIGURE 19, there is shown a schematic diagram of Data I/0 418 of controller 50.
Data I/0 418 is responsible for driving and maintaining the data line (data line 58) and includes three sections: a data line input circuit 450, a data line clearing circuit 452 and a data line transmitter circuit 454.
As previously stated, the data line is an isolated communications channel and is not referenced to system ground. Isolation of the data line is provided at transceiver decoders 56 by optoisolators 150 and 174 (see FIGURE 8). similarly, isolation is provided at the controller end of the data line 56 by optoisolators 456, 458, and 472 associated with data line clearing circuit 452, data line transmitter circuit 454 and data line input circuit 450, respectively. All circuitry on the data line side of each of optoisolators 456, 458 and 472 is powered by an isolated power supply (-~24 volts with respect to an isolated common ground connection D).
This isolation insures that data line 58 is floating and is not referenced to system or earth ground. This isolation helps to provide noise immunity. Common mode noise is rejected and only differential signals (potential difference between the wires of the twisted pair) are detected and decoded.
Data line transmitting circuit 454 is used to send data onto data line 58 in accordance with data signals on data bus line Dl and an enabling strobe signal Z2~ Strobe Z2 is coupled to the clock input of A flip-flop 457. Data bus line Dl is coupled to the data input of flip-flop 457. The output of flip-flop 457 is coupled to the cathode of a diode 459 is optoisolator 458. Data is impressed onto the data line by driving it to a low impedance state. A logic legal "1" at the output of flip-flop 457 coupled to the diode of optoisolator 458 turns off the optoisolator thereby turning off a transistor 460 coupled thereto through an inverting amplifier 461. A
transistor 462 coupled between the emitter of transistor 460 and isolated ground D is activated to bring data line 58 to the isolated ground level D
through the collector-emitter junction of the transistor.
To maintain a high impedance state (greater than -~10 V difference) on the data-line, a logic level "O" is caused to appear at the output of flip-flop 457 to turn on optoisolator 45~.
Transistor 462 is turned off, pulling up data line 58 to 24 volts through two resistors 483 and 484 coupled from the ~24 volts (with respect to D) of the isolated power supply to the collector of transistor 460). The series combination of resistors 483 and 484 is 90-100 ohms thereby limiting the maximum current that can be drawn from the isolated power supply to 240 milliamps.
Data line input circuit 450 couples data from data line 58 to microprocessor 400 and is turned on and off in accordance with the varying current that is passed through a transceiver decoder 56. This passed through current affects the voltage drop across a resistor 483. If enough current is switched by a transceiver decoder 56, (approximately 150 milliamps) a diode 468 (a 4.8 V zener) becomes reversed biased.
The cathode of diode 468 is coupled to the base of a transistor 470. Thus, when diode 468 becomes reversed biased, transistor 470 turns on. The turning on of transistor 470 turns on optoisolator 472 generating a signal for coupling to microprocessor 400. Therefore, if the line is externally driven to a low impedance state, i.e. by a transceiver decoder 56, then the data input to microprocessor 400 is a logic level 1.
Data line clear circuit 452 is used only when a data line failure condition exists. A data line failure condition exists when data line 58 is stuck such that there is a low impedance short between its twisted pair for an abnormally long period of time. Such a short can occur when transistor 178 in transceiver decoder 56 (see FIGURE 9) fails with short between collector and emitter. when a low impedance short occurs on data line 58, no data can be transferred.
After controller 50 detects and diagnoses a stuck data line condition, data line clear circuit 452 provides a one amp pulse of current through data line 58 to intentionally blow fusable link 154 in the transceiver decoder 56 that is causing the short. To actuate a clear pulse, strobe line Z2 is enabled along with data line Do Data line Do is coupled to the input of a flip-flop 481. Strobe line Z2 is coupled to the clock input of flip-flop 481. The output of flip-flop 481 is coupled to the cathode of a diode 482 in optoisolator 456. By activating optoisolator 456, resistor 469 is placed in parallel with two resistors 483 and 484, lowering the effective impedance between the +24 volts (D) power supply and transistor 460. This lower impedance causes a 1 amp current pulse to be impressed through transistor 460 to the data line.
Magnetic Tape Referring now to FIGURE 20, there is shown a functional block diagram of magnetic tape device 72, magnetic tape interface 73 and the logic built into microprocessor 400 related to the reading of data from magnetic tape device 72.
A conventional tape drive 700 includes a transducer and tape drive electronics (not shown) for reading data from a magnetic tape. Data read from a magnetic tape is coupled to the data input of a phase locked loop 702. A sequential (logic) circuit 704 provides control signals for tape drive 700 including forward, reverse, stop and go, clear leader sensing, data present, and cassette present signals. Phase locked loop 702 tracks input data on a bit-wise basis using a weighted average technique to correct the logic level thresholds for determining the logic state of the data locked by the loop. Data from phase locked loop 702 is coupled to an 8-bit shift register 704. After shift register 704 has received bits of data, the data is parallel transferred through gates 706 to a conventional FIRST IN FIST OUT (FIFO) stack 708 for temporary storaye. FIFO 708 is 16 bytés deepO Data from shift register 704 is also coupled through an arithmetic logic unit (ALU) 710 to an accumulator register (octal latch) 712.
When tape drive 700 is in a continuous read mode, phase locked loop 702 is serial data with a clock determined by the tape being read. The clock information as well as data information is stored on the magnetic tape. The clock information is coupled on a clock line from phase locked loop 702 to shift register 704 and is used to clock data through the cells of the shift register. After 8 bits of data are clocked into shift register 704 as counted by a counter within sequential circuit 704, the 8 bits are loaded into FIFO 708 for temporary storage. At the same time, the data in shift register 704 is added to the contents of accumulator 712 through ALU710, suitably a 74181 or equivalent. Accumulator 712 always contains the sum o-f all data clocked through shift register 704 and stored in FIFO 708. Once an entire record of data is read in (a record is 16 bytes of data and a block includes 8 records), a checksum byte (a control byte) of data is read from the tape.
The checksum represents the 2's complement of the summation of the 16 bytes of data previously read in.
Thus when the checksum is added to the tallied sum in accumulator 712, the net result should be zero. After the checksum byte is read in, accumulator 712 is checked to see if its contents equal zero. If so, the data is valid and sequential circuit 704 causes the contents of FIFO 708 to be coupled into RAM 404 to which it is coupled. Thus valid data is loaded into RAM ~0~ through FIFO 708 acting as a data buffer.
This sequence continues until all records and blocks are entered. The last record on tape is signified by a zero record length.
The start of a record is indicated by a standard ASCII character (a colon ":"). An 8-bit record length fvllows the introductory character. The record length indicates the number of data bytes in the record. A zero record length indicates the final record (after which data input operation is completed). Following the record length is the address specifying where to load the first data byte.
e address byte is followed by a zero byte for synchronization. In turn, the data for that record (8 bit bytes) follows the zero synchronization byte.
In the exemplary embodiment, only 16 bytes are used for each record. Therefore, after each 16 bytes of data are sent (i.e., after each record), an 8-bit checksum indicates the 2's complement of the entire record content up to that point. The 2's complement checksum added to the accumulated data should yield zero for valid data. If the checksum indicates invalid data, the reading of the tape will be attempted again. If three successive attempts to read a tape result in invalid data, the tape is considered bad and a failure signal indicating a bad tape is enunciated on keyboard/console 411.
Referring now to FIGURE 21, there is shown a flow chart of the weighted averaging technique implemented by phase locked loop 702. The weighted averaging technique allows up to a 50~ varition tape speed during a bit period.
A preamble is read to initialize the logic levels ("0" and "1"). One byte (8 bits) of logic "0"
are sent in the preamble for phase locked loop 702 to lock onto. This is the logic "0" count. The logic "1" count is defined to be two times the logic "0" count. The logic thresholds for logic "0"
and "1" are set and a data bit is then read. By comparing with the thresholds established just before a data bit is read, it is determined whether that data bit is a "0" or a "1". The result of that decision is output data from phase locked loop 702. After it is determined whether a data bit is a "0" or a "1", the threshold for the value of the last data bit is determined. The calculated threshold value is added to the old threshold value and the sum divided by two. The result becomes the updated threshold used for comparison with the next data bit.
Referring now to FIGURE 22, there is shown a graphical representation of serial data read from a magnetic tape illustrating the self adjustment of threshold levels for determining whether a data bit is a "1" or a "0". During the preamble of 8 logic "0"'s, the initial logic "0" count and logic "1" count are established. The logic "1" count is defined to be 2x logic "0" count. The logic threshold established by 2~
the "SET THRESHOLD" block in FIGURE 22 is logic threshold=logic "0" count logic "0" cou_t and is indicated by a vertical line 714. The first bit is read by comparing its count length) w:ith the threshold level established during the preamble. If that first bit is a logic "0", its count is determined. This count is added to the count established during the threshold and the sum is divided by two. This new count determines the threshold used or reading the next bit. If the first bit is a "1", its count is divided by two before it is added to the previous count. This procedure is repeated for every bit. Thus there is a continuous bit-wlse adjustment of the threshold value used for logic level determinations.
The use of a bit wise adjustment of the logic levels in this manner permits up to a 50~
variation in tape speed while maintaining data read out accuracy. This allows the use of a less precise and less expensive tape drive 700.
System Definitions This section recaps and further defines the terms "relay", "sector", "pattern", "schedule" and "switch".
A "relay" is defined to be a mechanical or solid state device which is capable of closing and opening one electrical circuit in response to an electrical control signal received from another electrical circuit.
The term "sector" is a user identification number that identifies a unique geographical area to be load controlled. That area could be of any size, could encompass any floor or part or parts of a floor or floors of the building. In essence, it could be any region under control. A sector can include any ~2~l2~
number of transceiver decoders 56. A sector is, in essence, a user selected subset of relays and could include only one relay, a plurality of relays, or all of the relays in the entire system. Sector definitions are part of the data base entered by the user to adapt the system to a particular building or complex to be controlled and to the use to be made of the controlled building or complex. When a building is initially wired, it is only necessary to know which relays and associated loads are coupled to which transceiver decoders 5~. The sectors are defined by the user after the initial wiring and can be easily redefined (by the use of mark-sense cards or keyboard entries) when there are office reorganizations and personnel shifts.
It is possible to define overlapping sectors. In fact, much of the flexibility and thus the advantage of the present system is derived from the ability to define overlapping sectors. For example, sector 1352 may include control of the lights in room 1352 and sector 1380 may include control of the lights in room 352 and all of the other rooms on the thirteenth floor. Thus, sectors 1352 and 1380 would overlap a sector defined as including corridor lights and one room light in each room could be made responsive to detection of smoke or fire in the area.
Either an analog type sensor coupled to analog sensor section 110 could be periodically polled or a swi-tch type sensor could be coupled to a switchleg input of switchleg input circuit 106 to set up the desired condition response. Blinking corridor lights could be used to demonstrate a preferred egress route in the same sector. The capability of defining overlapping sectors and to make sectors condition responsive makes such control feasible. As stated, sector definitions can be altered either by entering the appropriate data 2~3 at the keyboard of controller 50 or by utilizing mark-sense cards to re-enter the data base. For example, assume sector 1352 is defined to include the relays controlling the lights in room 1352. Further assume that sector 1354 is defined to include the relays controlling the lights in 1354 which is adjacent to room 352. If the wall between rooms 352 and 354 were removed and one larger room created, a new sector could be defined to include the relays controlling the lights in both original rooms. In essence, a sector defines which relays (and loads are to be affected. The sector is thus represented by a number uniquely defining the geographical area under control.
Once entered by the user, a table of sectors and their associated relays are stored in RAM 404. A
sector does not define what the status (on or off) each of those loads is to assume. The status of each load is defined by a pa-ttern.
A "pattern" defines the status (on or off state) of the relays associated with one or more transceiver decoders 56. For each transceiver decoder 56 listed in a particular pattern, the status of each and every relay is defined, i.e., its status either "on" or "off" must be predetermined. Thus, when a particular sector number and pattern are requested by a telephone user, the sector number will be used to determine which relays are to be affected and the pattern will be consulted in order to determine what status to put each of those relays into. A pattern definition table is stored in Pi 404 for all user entered pattern data.
The term "schedule" refers to a time-dependent sequence of patterns that are to be executed in accordance with the time appearing on real time clock 410. When the time shown in the system æ~
clock reaches a predetermined time for a schedule change, that change is automatically executed i-f the system is operating in its automatic mode.
A particular schedule entry calls for the relays in a specific sector or sectors to assume the states called for by a selected pattern at a particular time. For example, the schedule may call for Sunday, 10 00 AM sectors 372, 374, 377 and 378 to assume relay states called for in pattern 6 and for sectors 804 and 805 to assume relay states called for by pattern 4. Multiple sectors can be scheduled for relay activation at the same time because sectors and patterns are independently defined. These basic definitions of sector, pattern, and schedule provide complete flexibility in the activation of particular relays and their associated loads. Sector, pattern, schedule, switch, and priority erase time information comprise the data base entered by the user and stored in RAM 404.
The term "switch" is defined to be a number of a particular transceiver decoder 56 plus a particular switchleg number of that transceiver decoder. Calling for a particular transceiver decoder 56 and a particular switchleg of that transceiver decoder uniquely defines a single switch.
Transceiver decoders 56 are numbered from 0 to 1023, defining 1024 transceiver decoders. Associated with each such transceiver decoder 56 are 8 switchlegs, numbered l If a particular user has a switch 6~, that switch will uniquely be defined and when activated, will cause a signal to be sent through its transceiver decoder 56 and data line 58 to controller 50 requesting that a command be sent to operate a particular subset (sector) of relays. A
switch 68 is not tied directly to a particular light or relay but rather is utilized only to cause a signal to be sent from the particular transceiver decoder 56 with which it is associated to controller 50.
Controller 50 then interprets the signal from that transceiver decoder and issues the appropriate commaIId to a particular transceiver decoder associated with a relay to be activated in accordance with the switch input.
Firmware Overview The firmware that controls micro-processor 400 and provides its unique function, i8stored in ROW 40~. The program is responsible for managing, maintaining, as well as diagnosing, the system hardware and the data base that the user has defined for his particular application. Standard protection means have been provided in the firmware to insure that no action as opposed to an erroneous action would take place in the system. Furthermore, what is known as loop protection has been provided to guard the computer from a lock-out condition inhibitiny system operation.
Overall system function is achieved through an executive program, referred to hereafter as the executive. The executive loops -through it.s entire program sequence continuously and is "flagged" to perform dispatch to a specific task related to data input/output, data management, self-diagnos~ics, telephone line management, relay checking, switchleg overrides, sensor polling, data line maintenance, etc. These specific tasks get the attention of the executive while it is looping by the use of flagwords which are indicators of the status of various input/output devices, data conditions and the like.
In addition to the detailed discussion of these various specific tasks, there is provided in Appendix B a complete copy in hexadecimal code of executive and all referenced subroutines for effecting these - 9o -specific tasks.
Flag Word Table 4 is a summary of the various flag words and/or key memory locations that guide the executive in causing the various speci:Eic function tasks to be performed.
_ FLAGWORDS
Flagword Indication Provided 10 SYSERR DO="l" indicates data line (system erLor status failure - stuck in flag) low impedance mode Dl-"l" indicates trans-ceiver failure D2-"1" indicates a memory failure TAPBAD Non-zero indica-tes bad tape in magnetic tape device 72 FLGOVR value = 0 no override, 20 (schedule override) main schedule in force = 1 alternate schedule, 8th day override = 2 alternate schedule, 9th day override = FFH schedule off (respond only to switches and telephone 30 RELCKF D0="1" check relays that (relay check) were overridden by switch or telephone Dl-"l" check relays requiring a status change in accordance with normal schedule Table 4 (continued) TLSERF D0="1" service telephone (telephone service) #l Dl="1" service telephone #2 D2="2" service telephone ~3 PATR~F Value = 0 no service (service a schedule requested 10 change) Value = 1 service requested 5YSCLK SYSCLK : Day #(1-7) (system clock SYSCLK+l: minutes (0-59) storage area) BCD
SYSCLK+2: Hours (00:00-23:59) BCD
SYSCLK = O indicates clock not set LINUSE value = 1 - receive mode (status of data line) value = 2 - transmit mode value = 3 - bad preamble value = 4 - line free (clean) value = 5 - line stuck (low impedance) TELUSE Flag set indicates that a 25 (telephone use) telephone is in use.
CHECKSUM Arithmetic check to insure the integrity of the bit values stored in a specific memory block.
Referring to Table 4, the key flag words and memory locations are set forth on the left side and their respective functions or indications on the right.
SYSERR is the system error status flag and utilizes three bits of an eight bit byte. Bit D0 indicates that the data line is stuck in a low impedance mode. Bit Dl indicates a transceiver decoder failure and bit D2 indicates a memory failure (as diagnosed by CHECKSUM).
TAPBAD is a flag word indicating whether there is a bad magnetic tape in magnetic tape device 72. A non-~ero value in TAPBAD indicates that the tape in magnetic tape device 72 is bad and that the user should replace it. This flag is part of the self diagnostics of the system. The flag is set when mlcroprocessor 400 attempts to read data from the magnetic tape and receives bad information after three successive read attempts.
FLGOVR is the schedule override flag which like the other flags is an eight bit flag (1 byte A
zero value for E'LGOVR indicates that no overrides are in effect and that the system is operating automatically in its normal 7 day week, 24 hour day schedule The schedule overrides refer to the eight day, ninth day and off schedule overrides selected by a schedule override switch on console display 415 and coupled through optoisolator 412. A "1" value or FLGOVR indicates that the eight day schedule is called for. A "2" value for flag over indicates that the ninth day schedule override is called for. The FFH
(FF hexadecimal which is equivalent to 11111111) indicates that the schedule off override is in effect and that microprocessor 400 should ignore all schedules. As previously stated, in this mode, controller 50 will respond to switchlegs including switch type sensor coupled to switchlegs and telephone requests, but will ignore any user defined time dependent schedule. This is quite different from the manual mode wherein load controls are only under the control of the central controller keyboard and will not respond to remote input such as telephone requests and switchleg actuations.
RELCKF is a relay checker slag using the D0 and Dl bits of a byte. Bit D0 indicates that it is appropriate to check transceiver decoders 56 that have been subjected to a status change resu:Lting from an override request (telephone or switchleg). The Dl bit indicates that it is appropriate to check a transceiver decoder that has been subjected to a status change due to normal scheduling In other words, it is desirable to check the status of a transceiver very quickly after it has been changed due to an override. The remaining relay status checks can be done at times when the controller is not processing any system requests (flag words) at the leisure of controller 50. There is no reason to divert the attention of controller 50 from the relays which have been overridden in order -to check the status of relays which are operated merely ir accordance with the normal schedule.
Ti:,SERF is the telel~hone service flag This flag indicates that there is a -telephone service request. Three bits of arl eight bit word are utilized The D0 bit indlc~tes that service is requested on phone 1; the Dl bit indicates that service is requested on phone 2; and the D2 bit indicates that service is requested on phone 3. Up to three telephones can be coul->ling data information to controller 50 simultaneously. Of course, any number of telephones can access- controller 50 but only three can operate simultaneously.
PATRQF is a flag word indicating that service of a schedule change is required. This flag is set by its schedule check routine. A zero value indicates that no service is requested and a "1"
indicates that service is requested If service is requested, it is an indication to the executive that it should transmit the appropriate information to a transceiver decoder 56 so that a relay status change will be executed at the next available time period.
SYSCLK refers to 3 memory storage locations where system clock information is stored. Each of these three locations includes an eight bit byte location. The base location is defined by SYSCLK.
The next location is then address immediately after SYSCLK, i.e., plu5 1 and the next address is SYSCLK
plus 2. The SYSCLK location contains the day number corresponding to the day of the week in real time.
This is a binary number from 1-7 representing the actual day of the week. A zero in this location indicates that real time clock 410 has not been set and any 5YSCI.K references should be ignored. Of course, it is impossible to do any scheduling until the system clock is set.
If the real time clock is set there will be a day number from 1 to 7 in memory location SYSCLK
which will represent the actual day of the week. The next address location (SYSCLK plus 1) contains the minutes (0-59) in BCD format.
The next address location SYSCLK
plus 2 contains the hours of the day in BCD
format (00:00 23:59).
The system clock area including these three memory locations (SYSCLK, SYSCLK plus 1, and SYSCLK
plus 2) are set or written into by the interrogation of the real time clock by the executive. Every sixty seconds the real time clock is interrogated and the value of the system clock will change to the next minute. It will also automatically change the day as it goes from 23:59 to 00:00.
Scheduling changes are therefore based on the time represented in the SYSCLK area and this, in essence, is the purpose of the system clock.
Furthermore, the actual value stored in the system clock area is displayed on the console. Therefore a user will be able to read the value stored in SYSCLK
at all times. The system clock area is modified every sixty seconds. This sixty second period is determined by counting sixty clock pulses generated by a pseudo clock interrupt.
A pseudo clock interrupt is utilized so that the executive will not be tied up reading the real time clock every second. The pseudo clock interrupt provides a flag to the executive every sixty seconds to advise the executive that sixty seconds have elapsed. The executive then updates the SYSCLK
storage area in response to that flag and does not have to constantly count pulses from a real time clock. The pseudo clock interrupt is also used to lS count down various system timers such as the telephone timer which specifies a twenty second maximum length telephone connection between a remote user and controller 50. A flow chart of the interrogation of and updating by the pseudo clock interrupt is set forth in FIGURE 23.
Referring now to FIGURE 23, there is shown a flow chart of the timer task showing the updating function of the pseudo clock interrupt. This task is called from the main executive every one second. Each time this task is called, the sixty second timer is updated. It is then determined whether the sixty second timer has timed out. If so, the sixty second timer is reset. The real time clock is then read and SYSCLK is set.
However, if the sixty second timer has not timed out, the display is updated and the TAPBAD flag and battery checker are interrogated. If the D0 or Dl bits of the SYSERR flag are set to a logic level 1, a SYSERR is enunciated on the console. In other words, during each one second period, if the 60 second timer has not timed out, the disposition of the tape and battery checker are determined by interrogation and the result displayedO
Also, during every one second pseudo interrupt, the 20 second telephone timers are updated. If 20 seconds have time out on a telephone timer, the telephone associated with the timer is hung-up, freeing the line for access by other users.
when a telephone is automatically hung up, the telephone is automatically hung up and the TELUSE flag is cleared. In the event that there is a time out of the twenty second telephone time and the telephone is not in use or if there is no time out of the twenty second telephone timer, control is returned to the executive.
LINUSE is a flagword indicating the mode of use of data line 58. Mode 1 indicates that the line is in a receive mode. Mode 2 indicates that the line is in a transmit mode. Mode 3 indicates a bad preamble. Mode 4 indicates that the line is free, Mode 5 indicates that the line is stuck in a low impedance (short circuit) condition.
CHECKSUM is a means for checking the validity of contiguous block of memory and is applied to the pattern storage block (PATTERN CHECKSUM), the schedule (SCEIEDULE CHECKSUM), the sector (SECTOR
CHECKSUM), the switch (SWITCH CHECKSUM) and the priority (PRIORITY CHECKSUM). Each CHECKSUM location contains a summation of the values of all of the bytes in a block of memory associated with that CHECKSUM
location. The CHECKSUM associated with each memory block (pattern, schedule, priority, and switch) is in the last two memory locations of the memory block.
The value of CHECKSUM is represented by the 2's complement of that summation. Each time a word of memory is added to a memory block, the value of CHECKSUM for that memory block is updated. CHECKSUM
is a 16-bit, modulo 64K summation Periodically the executive causes the values of all words stored in a memory block to be summed. This summation is added to the value stored in the CHECKSUM location for that memory block. If the resulting sum is zero (the 2's complement value is stored in CHECKSUM) memory integrity is established. The CHECKSUM task is periodically called for by the executive. If a CHECKSUM check indicates that a memory failure has occurred, there is an indication to the user on the main console of controller 50 that there is a data memory failure. In addition, it causes an automatic reload of the data start on magnetic tape. The magnetic tape contains the machine information entered for all data initially acquired through the mark-sense card reader Referring now to FIGURE 24, there is shown a diagram of the various memory storage areas associated with controller 50. ROM 402 storage is located from hex address 0000 to 3FFF and contains the logic functions defining the operation of the entire system. The firmware stored in ROM 402 includes the executive and all specific tasks to be performed in the procession of user deflned data in order to deterlrline the appropriate commands to be sent to transceiver decoders 56, perform system maintenance, etc.
RAM 404 storage is located from hex address 4000 to the hex address BFFF with user defined data base stored from hex address 4000 to the hex address just below BE40. RAM 404 contains the user entered data base which adapts the system to the user's specific building requirements. This data base entered by the use of the mark-sense card reader 52 and is redefinable as desired. The data base includes definitions of sectors, patterns, priority erase æ~
times, switches (including condition responsive switches) and schedules.
A scratch memory area is located from hex address BE40 to BFFF and is used for the temporary storage of data required for system operation. A more detailed breakout of the memory locations of RAM 404 is shown in FIGURE 25.
The format of each data area in R~ 404 is defined by the program code for microprocessor 400 (Appendix B) and such formats are automatically realized by the user when data is input via mark-sense cards or by interactive keyboard inputs. The format of each of the four types of mark-sense cards is shown explicitly in FIGURES 33a, 33b, 33c and 33d.
Referring now to FIGURE 25, from address ~000 to hexadecimal address 5Ell there is a PATTERN STORAGE AREA. In this area, information related to the individual status of relays required for a particular pattern is stored by the user.
Moving "up" into the memory toward higher addresses, there is a PATTERN CHECKSUM VALUE storage area Rich serves as a check on the data stored within the PATTERN STORAGE AREA. Next, there is a ~JAIN
SCHEDULE AREA which includes user entered data related to the scheduling of various sectors and patterns.
The MAIN SCHEDULE AREA includes the normal seven day-week schedule based on a 24-hour day.
Above the MAIN SCHEDULE AREA is a memory area devoted to an ALTERNATE SCHEDULE-l (8th DAY) and an ALTERNATE SCHEDULE-2 (9th DAY) which provide for alternate schedules selectable by the user. These are typically used for holidays and other special days out of the normal 7-day schedule. These alternate schedules are used when a temporary scheduling requirement is needed. By maintaining these alternate schedules, it is not necessary to alter the normal day UP .~
ye of the week schedule for a special occasion. The ~th and 9th day alternate schedules are switch selectable by the user from console display 415 (see FIGURE 19).
Above the alternate schedule areas in ROM 404 is a SCHEDULE CElECKSUM area which provides an arithmetic check of the data storage in the entire schedule area.
Above SCHEDULE CEIECKSUM is a memory area devoted to sector definitions called SECTOR DEFINITION
AREAu In this section there is stored user entered data defining the group of relays to be in each sector. As stated, sectors may overlap. Any number of overlapping sectors are permitted. If a particular sector number is identified either by an automatic schedule change, a user telephone request, a switch:Leg activation, or a keyboard entry, this region of memory will indicate which relays are included within the sector called for and thereby indicates a specific area to be controlled. Above the sector definition area are the SECTOR CHECKSUM bytes which is an arithmetic check to assure that data entries of the sector definition area are correct.
Above SECTOR CHECI~SUM is a SWITCH DEFINITION
AREA which contains user definitions of switchleg and transceiver numbers. Using this section, controller 50 can identify which relays are desired to be affected by each switch command from a user. This is achieved by associating each "programmable" switch with a sector number defining the particular area to be controlled. A SWITCH CHECKSUM area above the switch definition area provides an arithmetic check on the data bits within the switch definition area.
Above SWITCH CHECECSUM is a PRIORITY ERASE TIME region of memory. In this region, user stored priority erase times are entered. The following is the hierachy of user control:
- Manual - Priority Sector Override (Automatic Mode) - Switchleg actuation or telephone - Non-Priority Sector Override (Automatic rode) - Switchleg actuation ox telephone - Schedule Override - Schedule A command by the user when controller 50 is operating in the manual mode overrides any automatic control.
However, in the automatic mode, there is a distinct hierachy of control as set forth above When a priority erase time occurs, any memory of a priority override is erased and normal scheduling is executed.
However, the override will not remain in effect forever. A priority erase time is specified so that eventually normal scheduling will again take over. In this manner, a user does not have to be concerned with removing his priori-ty override. Above the PRIORITY
ERASE TIME is a PRIORITY CHECKSUM REGION for providillg an arithmetic check on the data stored in PRIORITY
ERASE TIME.
Above PRIORITY CHECKSUM is a CODED area containing a sequence of binary information that it is read at predetermined intervals for the purpose of checking memory integrity. The pattern of information is selected such that if power were lost, it is unlikely that the sequence would re-establish itself identically after a power return. Thus by checking this sequence it can be determined whether RAM 404 contains invalid data requiring a new input of user defined data (magnetic tape, mark-sense cards or manual entry).
Above CODED area is a CURRENT RELAY TABLE
which indicates the current status of all relays in the system, i.e., their open or closed condition.
When controller 50 is required to poll the system to determine the status of a relay, it can consult this region of memory which is updated each time a relay is instructed to change state. Above the CURRENT RELAY
TABLE is a PRIORITY OVERRIDE area. The PRIORITY
OVERRIDE area m~ntains a list of all priority overrides in effect on each relay. The addresses indicated on the right side of the figure correspond to the hexadecimal address of the particular memory locations or range of memory locations. Appendix B
sets forth the firmware using these memory locations for data storage and processing.
Re-ferring now to FIGURE 26, there is shown a flowchart of the executive program (Appendix I) of controller 50.
The executive is utilized for control of the system when it is operating in the automatic mode.
The executive is, in essence, a loop of a sequence oE
instructions which periodically calls for each of a plurallty of tasks to be performed. These tasks relate to system maintenance, and the processing of data to perrorm relay state changes as rec~uired and other load control functions.
The executive first checks a system error status flag SYSERR. Data bit D2 is examined in order to determine whether or not there has been a memory failure Ir a memory failure is indicated by a logic leve] "l" in data bit D2, a bootstrap loader takes control ancl causes the entire system to be re-initialiY.ed and all data to be reloaded through magnetic tape device 72. On the other hand, if no memory failure is indicated, data bit D2, is a logic level "0" and the executive calls LINCHK in order to have the data line checking tasks performed.
In the data line checking section, the LINUSE flag specifying a particular state of data line 58 specifies a specific task to be performed.
The LINUSE flag indicates one of five possible states ~2~
of data line 58, as will be discussed in detail hereafter.
After performing the data line checking tasks, the executive checks the one second pseudo clock interrupt. The executive acknowledges and clears this interrupt and performs the following task. when the pseudo clock interrupt is acknowledged system timers, such as the display timer and the 20 second telephone timer, are updated. These timers are essentially count-down timers that are pre-set to a specific time out and are decremented by servicing the pseudo clock interrupt As shown on the executive flowchart, if the one second pseudo interrupt is enabled, the interrupt is cleared in order to set up for the next pulse.
The next task performed by the executive is the telephone servicing. If the TLSERF flag is present, there is an indication that a user has telephoned controller 50 and keyed in appropriate instructions for adjusting his lights. In eSSeIICe, this flag indictes that remote control data has been entered and that it is now appropriate to process according to the command entered. If the telephone service flag is set, telephone service is attended and relay data is sent in accordance with the telephone request to the central controller 50. After the appropriate action has taken place in accordance with the user entered instructions, the telephone service flag is cleared and control returns to the executive.
In this preferred embodiment, the telephone command results in the state of relays beiny affected. This relay state control results from the remoter user specifying a sector number and a pattern indicating the area controlled and the desired states of relays associated with what area.
After servicing the telephone line, the 2~
executive then checks the data line by performing the line check task by accessing the LINCHK section.
There are several line checks throughout the executive program because the checking of the dat:a line is an extremely important function. Communication between controller 50 and each of transceiver decoders 56 requires a data line 58 that is not impaired in any way, i.e, stuck either in a shorted or high impedance mode, etc. Also, the executive must check data line 50 often enough to insure that information transmitted asynchronously by a transceiver decoder 56 is not missed. A separate flowchart details the line check task.
After the line check task has been performed, the system clock SYSCLK is consulted.
SYSCLK refers to a reyion of memory storage wherein the system clock information is stored. As set forth in Table 4 the SYSCLK memory location stores a day of the week number 1-7 (a 0 in this location indicates that the clock is not set). The next memory location above SYSCLK, known as SYSCLK +l indicates the time in minutes from 0 to 59 in binary coded decimal format.
The next address location after SYSCLK +l is known as SYSCLK +2 and stores the hour of the day on a twenty-four hour cycle from 00:00 to 23:59, also in BCD format. If the system clock is set, i.e., there is information in the SYSCLK memory location, the clock is interrogated to see whether or not it is time to execute a schedule change. If a schedule change is called for at the time appearing on the system clock, then the schedule change is executed or is serviced.
A schedule service is dispatched by the executive if the schedule service request flag, PATR~F, is set. A
schedule is serviced or set when the executive checks the status of the schedule. The schedule status is checked by comparing the next actuation time of ~2~
service stored in the SCHEDULE area of 404 pointed to by a schedule pointer with the system clock SYSCLK. It may be possible, after a lengthy power outage, for the system schedule to be significantly behincl the system clock thereby calling for a "catch-up" during which several schedule changes would take place. The system would cycle throuyh all schedule changes updating relays with each such schedule change until the schedule is justified with respect to the system clock.
After all schedule changes have taken place and the system schedule is caught up to the system clock, the executive then reads the state of an auto/manual switch located on console display ~15.
Auto/manual switch is user operated for determining whether the system will be operating in the automatic (under the control of the executive) or manual (data entered via t}le keyboard) mode. If the manual mode is selected, then controller 50 leaves executive control and is operating under keyboard control only where a console operator is required. Elowever, if the manual mode is not selected, control remains in the executive and continues to check the status of the phone lines.
The phone lines are checked by first determining whether or not a telephone is ringing. If a telephone is ringing, the telephone is answered and the telephone use flag TELUSE. is set with a telephone timer limiting the length of the call. It should be noted that the telephone use flag TELUSE is different from the telephone service flay TLSERF. The telephone service flag is activated after there has been a telephone service request, i.e., the user has keyed in the appropriate sector and pattern information and then hit the pound sign on his telephone keyboard.
This indicates that the remote user has entered data into controller 50 and it is appropriate for controller 50 to process that data and determine the appropriate relays to be pulsed. The telephone answering block has been expanded into a separate flowchart detailed in FIGURE 24.
Referring now to FIGURE 27, there is shown a flow chart of the telephone answering task. When the telephone is answered, in addition to setting the TELUSE flag, the 20 second telephone timer is set.
This timer gives each telephone user 20 seconds within which to enter data specifying the sector to be controlled and the desired pattern indicating relay states and to then hang up the telephone.
Referring back to FIGURE 23, after checking the telephone lines, the executive determines whether a relay status requires verification. This task assures that a relay has in fact assume the state to which it was commanded to attain. A transceiver decoder 56 and all its associated relays are checked after any command to alter the status of any or all of those relays. There are two separate and distinct relay check tahles. One such table is utilized to check the status of relays which have been pulsed in response to a telephone request or switchleg request from a user. Such requests set a "1" in the D0 bit of the relay check flag ÆLCKF. The other relay check table is utilized for the checking of the status of relays affected by normal scheduling changes. A
normal scheduled change places a "1" in the Dl bit of the relay check flag ÆLCKF. Two separate and distinct tables are utilized so that relays can be checked quickly which have been the subject of an override while reserving the checking of relays pulsed in response to a normally scheduled change for a time when controller 50 is free of more pressing tasks. If the relay check flat ÆLCKF has been raised due to an override request, the relay state is verified for each of those transceiver decoders 56 tllat were subjected to the override command. If all relays are in the proper state no further action is required. However, if a relay or relays have not assumed t:he appropriate state, the instruction to is retransmitted in an attempt to correct the status of the relay or relays that have not assumed the appropriate state. In the event that a transceiver deccder 56 fails to respond to the controller 50 interrogation, it is said to have malfunctioned. The information that a transceiver decoder 56 has failed is put into a failure table.
when a failure occurs, an enunciation (the flashing of the word "FAILURE" on display console 415) takes place to alert the console operator of the failure. The failure enunciation not only indicates that a failure has taken place, but also tells the operator whicn particular device has failed. Thus, the device can be replaced promptly.
After the executive has processed or checked transceiver decoders 56 in the check table or has retransmitted appropriate information to transceiver decoders that have not responded properly to a command, the executive then checks the system error flag SYSERR. A logic level "1" in the D0 bit of SYSERR indicates that data line 58 is stuck in a low impedance mode (short circuit). A logic level "1" in the Dl bit indicates a transceiver decoder 56 failure. If either of these bits are set, a failure message appears as a flashing signal on console 415.
After failures have been attended to, the SYSERX flag is again checked to determine if there remains any failure condition. If the system error flag indicates that there is a transceiver decoder 56 failure, the controller assumes that no other activity is going on and it checks to see if the transceiver decoder has come back on line (perhaps power had æ~
failed and was restored). If the transceiver now responds, it sets the associated the relays to the proper state, and the SYSERR flag is cleared. After the system error check, the executive checks on its memory and hardware.
The executive check of its memory and hardware is a low priority check and it occurs only when the controller is in an inactive state or idling state as indicated by other flag words. In order to check memory and hardware, the CHECKSUM tasks are executed. The check sum task performs a mathematical summation of data bits to determine whether a data bit has been dropped. Because the check sum routine takes a relatively long time, controller 50 would be in danger of missing a switchleg command transmitted over data line 5~ from a transceiver decoder 56.
Therefore, while memory is being checked in the check sum routine, the data line is frozen by entering a bus freeze condition. In the bus condition, data line 5 is maintained in the low impedance state. Therefore each transceiver decoder 56 thinks that it is being accessed by another device and stops transmitting.
Thus all data transfer is inhibited. While in this hold condition, a transceiver decoder 56 holds its data and as soon as the data line is free, attempts to transmit it to controller 50 at which time the controller will be prepared to receive the information. This data line freeze guarantees that no data will be lost.
Telephone Referring again to FIGURE 27, in describing FIGURE 1, it was stated that a user could access controller 50 via standard telephone 66 coupled to controller 50 through a telephone data set 64. In FIGURE 17 it was noted that telephone data set 64 was in turn coupled to telephone interlaces 420, 422 ~2~ æ~
and 424 of controller 50. The flowchart set forth in FIGURE 23 details the actual telephone answering procedure conducted by rllicroprocessor 400 so that data from a user will be acquired by controller 50 and executed upon. A telephone instruction from a user results in a cornmand being sent to an appropriate transceiver decoder 56 coupled to a relay desired to be affected.
When a remote user calls controller 50 from a telephone, the telephone gets a ringing signal icroprocessor 400 checks the telephone status port and reads that port. It simply looks at the signal status of the ring indicator line, RI, from a data set 64 to determine whe-ther a telephone is ringing.
This is achieved by microprocessor 400 checklng a ring indicatox for each of telephone interfaces 1, 2, an . If a ring indicat:or shows that a -telephone is ringing, that telephone interface is tripped by sending a signal onto a standard telephone trip circuit over its data terrilinal ready line DTR (see FIGURiiS 1 and 18). The answering of a telephone sets a timer to 20 seconds. After 20 seconds, microl~rocessor 400 hanks up on the remote user if the call has not been completed. This ensures that no user wiLl be able to tie up the telephone interface circuitry to the exclusion of other users. After tripping the ringing of a telephone, a TELVS~ flag is set illd.i cating to -the exeelltive that there is a telephone call in progress and an interrupt is enabled. This interrupt is coupled to the data present line DP of data set G4 and is active each time a user enters data. Control is then returned to the executive. If the status of the telephone is checked and it is determined that the telephone is not ringing, control is immediately returned to the executive. The telephone status check and answering task set forth in the flowchart of FIGURE 23 is returned to periodically as are all other tasks called for by the executive. The executive causes microprocessor 400 to turn its attention to each task sequentially and then begin its task list all over again. In the case of t'ne telephone answering task, once a telephone has been answered and a user is on the line for 20 seconds, the executive enables an interrupt circuit which will monitor the telephone and allow the executive to go to other tasks. When the telephone user enters data the executive is interrupted so that the data is read in for subsequent processing. This is done for each telephone data entry until either a telephone timer timeout or a pound sign "#" is entered or the telephone user hangs up prematurely, indicated by the status of the DSR
line from data set 64 when a call is terminated.
Microprocessor 400 reads the telephone data input and then goes back to its other tasks. Thus, there is no need for continuous polling of the telephone. Up to three telephones can be answered simultaneously and 20 seconds will be given to each caller. Of course, any number of telephones can be used to call controller 50 however, only three telephones can be answered simultaneously. Controller 50 is coupled to the public telephone lines via data set 64 so that it can be reached by any telephone in the world. Data set 64 is suitably an AT&T type 407A data set which couples a telephone to telephone interfaces 420, 422 and ~24 of controller 50.
Referring now to FIGURE 28, there is shown a flowchart of the telephone maintenance function.
Periodically the telephone status is checked by looking at the TELUSE f lag i f the TELVSE f lag indicates that a telephone call is in proyress, the telephone line is examined to see if the call is still in progress or if the user has hung up the telephone If the user has hung up the telephone the call is aborted and the TELUSE flag is cleared. l~owever; if the telephone line is still in use, the 20 second timer is checked. If time is out, i.e., the 20 second period has elapsed, the call is aborted and control is returned to the executive. However, if time is not out, control is again returned to the executive and the telephone line will be checked again in due course.
Referring now to FIGURE 29, there is shown a flowchart of the telephone decoder task. After a telephone has been answered, a beep of approximately one second in duration will appear on the line to advise the telephone user that the telephone has been answered and is ready for data. Typically the user will enter data calling for a specified sector number to have its relays placed in the status called for by a specified pattern. The user enters in numeric form a sector number which could be his room number or telephone extension number (whatever was originally programmed into the data base) that uniquely defines the area to be affected. The sector may include one or more relays anywhere in the system. After sector and pattern information have been entered, a final signal digit, the pound sign, is entered by the user specifying that all data have been entered. In essence, the depressing of the pound sign acts as a command to controller 50 that it should act on the data previously entered by this user. then the pound sign is depressed, the telephone is automatically hung up and cleared for use by the next caller. This is accomplished by the automatic clearing of the TELUSE
flag and causing the DTR signal to be inactive. Then, the data entered by the caller is decoded. This is 5 the point at which the flowchart in FIGURE 29 begins.
An area of memory is set up and the binary 2~
equivalent of the sector number calculated and placed therein. This number is saved until the pattern level is located (one of 32 patterns) a check is then made to see if the data is valid if the date is not valid the action is aborted and control returns to the executive. However, if the data is valid a telephone service flag TLSERF is set. The TLSERF indicates to the executive that a telephone user is requesting service and that a complete sector number and pattern number have been entered. Using sector information, controller 50 determines wllich relays are to be controlled. Using pattern information, the states those relays are specified. This decision making process is started when the executive recognizes the TLSERF flag. The telephone service is detailed in a flowchart in FIGURE 2~3.
Referring now to FIGURE 30, there is shown a flowchart of the telephone servicing task. The TLSERF
flag indicates to the executive that a telephone service is requested. The executive recognizes the telephone service request flag TLSERF and immediately takes up the task of telephone service it proceeds to process the sector number and determines which transceiver decoders 56 are affected. At leas-t one transceiver decoder 56 is be sent a command to actuate a relay. Of course one sector number can control multiple transceiver decoders so that it may be necessary to send commands to more than transceiver decoder. By processing the sector number, controller 50 determines what loads are to be controlled. It must also determine what state each of those loads is to be put into. This is determined by the pattern number. A pattern defines all of the relays for a particular transceiver decoder 56~ If there are 16 relays for a particular transceiver decoder 56, the "on" or "off" condition of each relay must be defined. Thereforè, processing the sector and pattern numbers determine the unambiguous status of each relay to be affected. After the sector and pattern numbers have been processed, the information is executed and the appropriate control sent to a transceiver decoder 5~. At the same time, a relay check flag RELCKF is set for each transceiver decoder 56 to which a command has been sent. This relay check flag tells the executive that later it is going to have to check the status of the relays associated with that particular transceiver to make sure that the relays have been affected and are in the proper stated called for. By the use of a flag, the executive doe.s not need to divert its attention to a check of the relay status immediately but can wait until it is not busy with another task Data Line Maintenance As part of data line maintenance, controller 50 periodically checks data line 58 to insure that it is operating correctly (information flowing or capable of flowing as required). The line clleci~ task is called for by the executive with the fla~word LINCHK. The status of data line 58 is recorded in a scratch memory location known as ~5 LII~U'.E. LINUSE contains the disposition of the data line and indicates five different modes or states of tlle date line:
1. receive mode, 2. transmit mode, 3. bad preamble (abort),
Since the communication point consist of identical electronics and sequential logic, it is possible for two or more transmitting devices to be synchronized with each other. If two devices are synchronized, then they will attempt to access the data line at the same time and not realize that other devices are using it as well. To guard against multiple simultaneous transmissions interring with the integrity of the data being transferred over the data line, a bit level arbitration scheme has been developed.
The bit level arbitration flow charted in Figure 4 is achieved by reading the data line on a bit-wise basis after driving the line to a particular state, i.e., the inactive or active state. If there is a discrepancy between the state desired and the actual state of the line as read, then that transmitting device will automatically realize the lineis in use and drop off the line into the hold data mode for subsequent transmission when the line is deemed free. The selection of the device driven off the line is achieved dynamically during the course of the transmission sequence and not by a predetermined priority and queing scheme. As two or more communications points transmit, the fixst bit of information that is different between the two devices will immediately resolve the bus conflict. Since each communication point is uniquely addressable, having its own name, then there is quaranteed to be a sequence of bits during the course of the transmission that will differ. Therefore, there will only be one device left transmitting on the data line at the completion of this transmission sequence. During the arbitration of this information, no data is interfered with or garbled by this data line conflict since it is being achieved on a bit wise level.
The arbitration technique is dependent on the impedance levels of the active and inactive states of the data communications line. The inactive state, is the low impedance state of the line (e.g., the DC
resistance of the line in the inactive state is less than 50 ohms The active state is a higher impedance (e.g., greeter than 90 ohms). The impedance of data line 58 is relative to the driver circuit found on the communication point. When there is a conflict between two devices (where one is driving the line to the active state), while the other is driving the line to the inactive state, it is the latter that will win the bus. The device driving the line to the active state is driven off the line since the active state is of higher impedance and, therefore, yields to the low impedance state of the line. Thus, during the bit level arbitration mode, the device that drives the line to the inactive state when the other devices are driving it to the active state, will gain full and uncontested access of the data line.
Performing this arbitration technique dynamically at the time of the actual transmission, provides the utmost in system throughput; i.e., the actual throughput is solely dependent upon the activity on the data communications line at any given time. Furthermore, this also eliminates the need for lengthy polling techniques when information must immediately be transferred and processed upon demand.
The arbitration technique may also be used to freeze or hold the current status of the system without any loss of information. This may be desired during maintenance or downtime procedures. This freezing is achieved by holding the data line in the inactive state for an indefinite period of time so that maintenance procedures can be performed Since the data line is being held in the inactive state, all information will be held at the communications point and, therefore, not be lost until the information can be effectively transferred.
There is a mode of operation during which controller 50, which is an overriding master device, holds an interactive uninterrupted data conversation with a transceiver decoder 56 (slave). During this interactive interchange of information to a particular transceiver decoder 5G, no other transceiver decoder can contest the use of the data line. The other transceiver decoders 56 are said to be locked out and yield the data line to the control of controller 50.
This is achieved by defining a master device and slave devices in the system.
The determination of the master/slave relationship of the system components are built into each of the communication points, i.e., controller 50 is the master and the remote transceiver decoders 56 are the slaves. Controller 50 has overriding control of the data communication line such that it can interrupt, stop, or access data line 58 over any of the other slave devices.
The master/slave mode of operation is achieved through the line free determination logic.
In this logic the deeming of a line to be free has a different timeout period in masters and slaves. A
master device will have a shorter time out period ~4 msec.), so that it can slip in and grab the line before a slave device times out (slave time out is 6 msec~). Furthermore, the slave device may become a master upon command of the actual master device.
During an interactive conversation between controller 50, a master, and a transceiver decoder 56, a slave, control of data line 58 is automatically transferred to the slave device being accessed. This transfer allows controller 50 to select or poll a specific transceiver decoder 56 without being endangered by a response from an arbitrary device transmitting data.
Therefore, the master device is capable of transferring the control of data line 58 to a specific slave device without any interference.
Transceiver decoder - hardware e Referring now to FIGURE 5, there is shown a general block diagram of a transceiver decoder 56.
Each transceiver decoder 56 is built around a single chip microcomputer 100, suitably a 3870, which performs all of the logic control functions of the transceiver decoder including the encoding of data from switch and analog sensor inputs for ultimate transmission to the central controller, and the interpretation and execution of instructions from the central controller. The address of each transceiver decoder 56 ls jumper-selectable by an address selection bus 102 which sets a 10-bit binary word giving each transceiver decoder an address from "0"
to "1023"~ A switchleg jumper 104 allows the user to select the type of switchleg (momentary or maintain) G8 to be coupled to microcomputer 100 of transceiver decoder 56 through a plurality of switchleg inputs 106. A data input and output circuit 108 couples the data line (data line 5~) to microcomputer lOOo Data input and output circuit 108 includes optoisolators for providing an isolated differential data input and output for enhancing noise immunity against electromagnetically coupled noise sources. As previously stated, the data communications link is bi-directional. An analog sensor section 110 allows the coupling to a transceiver decoder 56 of up to eight analog sensors (temperature, light sensors, snow, ice, humidity, wind, smoke, etc.) using an 8-channel analog multiplexer and a dual-slope A/D converter. The analog sensors are of the variable impedance type and are represented by transducer 112 in the Figure (analogous to light sensor 70 shown in FIGURE 1).
These analog sensors can be polled by controller 50 and in response to such polling, send data via their associated transceiver decoder 56 through data line 58 to the controller providing information related to ambient lights, temperature conditions, etc. for initiating an appropriate response to such conditions.
The use of analog sensors and switches renders the system "condition responsive". The time dependent scheduling of relays of selected sectors responding to a pattern of relay states illustrates the use of time as a condition. However, the system can also be condition responsive through its switchleg inputs and analog sensor inputs. Analog sensor section 110 see FIGURE 5) provides connection for up to eight ~8) analog sensors, i.e., devices providing a range of impedances or voltages responsive to ambient conditions such as light level, temperature, humidity, etc. Controller 50 can poll (interrogate) these sensors periodically and issue programmed commands in response to their status, There are also available on the commercial market switch type sensors. Such sensors detect thresholds of temperature, light, humidity, etc. and close switch contacts when their predetermined threshold is exceeded. These switch type sensors can be treated as substitutes for switches 68 coupled to the switchleg inputs oE a transceiver decoder 56. The response to the actuation of a switchleg is defined by the user regardless of the particular device utilized to close the contacts of the switchleg. Thus a smoke detector having a switch-type output can be coupled to a switchleg of a transceiver decoder 56 and programmed to activate a specific lighting pattern for an emergency sector.
Watchdog reset circuit 120 provides reset and preset capability for transceiver decoder 56.
When microcomputer 100 is operating normally, i.e., sequencing through its instructions beginning at its base (zero) address and proper sequence of instructions it sends a STROBE signal to watchdog reset circuit 120. Whenever the STROBE signal ceases, watchdog reset 120 senses that microcomputer 100 is malfunctioning. Either it has lost a bit and is executing an improper instruction or it has locked into a loop and is not following its proper sequence of instructions. Watchdog reset circuit 120, in response, sends a RESET signal to microcomputer 100 forcing it back to its zero address to begin its instruction sequence again. Watchdog reset circuit 120 also includes a preset switch for giving a user the ability to override a transceiver decoder 56 by turning on all relays. The present switch would be utilized in the event of a data line 58 or controller 50 Eailure and permits circuit breaker control of all relays without the present necessity of hard wiring changes.
Microcomputer 100 is clocked by an external clock crystal 114.
Commands to specific loads issue from microcomputer 100 through drive matrix lines 124 and are coupled to a bank of relay drivers 126 for activating individual relays associated one with each specific load.
The general block diagram shown in FIGURE 1 shows several transceiver decoders 56 coupled along data line 58 serving as the bi-directional data link.
Transceiver decoders 56 are individually addressable and are utilized to directly control relays specified on command of controller 50.
The system is a closed loop wherein controller 50 can interrogate the status of the remote transceiver decoder 56. This status information can be the current relay pattern in force such that justification of system activity can be made and verified. A command from controller 50 can either initiate load actuation or be in a responsive mode for interrogation and self-diagnosis. Data sent to controller 50 from a transceiver decode 56 can either be in response to an interrogation command from the controller or it can be asynchronously sent in response to a remote user input, such as the activation of a switchleg by a switch 68 or a condition responsive device coupled to a switchleg input. Since there is no critical system timing, a user can actuate an input to a transceiver decoder 56 at any time. When an input is recognized, the appropriate information is transmitted to controller 50 which in turn decodes the switchleg signal and sends the appropriate command to actuate the proper relays and loads.
The transfer of data between controlled 56 and a transceiver decoder 56 is achieved over data line 58. Data is transmitted in a serial fashion as described in great detail above.
Data Stream Format Referring to FIGURE 6, there is shown a diagrammatic representation of the format of the data stream. FIGURE 6(a) shows a transmission block of 40-bits (5-bytes) including multiple fields. The data stream includes a function word, an address word, a data field zero, a data field 1, and an error check work. A word refers to one byte of 8 bits of binary information.
The first byte of the 40-bit data stream is the function word. Three bits called FO, Fl and F2, shown in FIGURE 6(a), comprise the binary pattern that i9 used to dynamically set the type of transmission sequence. Since the decoding of this function word is critical to the accurate transfer of data, it is complementary-redundant bit-wise error-checked. The error checking for the function bits is in the three bits following FO, Fl and F2 called FO, Fl and F2.
Before the data is decoded, the function words are error-checked for accuracy. These six bits are exclusively OR'ed together in the appropriate bit positions such that valid data exist when they differ in logic level in each bit position. This will produce a logic one in the exclusively OR'ed section indicating that data is valid.
The function word is present in all data transfers between the controller 50 and a transceiver decoder 56. The three bits provided in the function word provide a binary number from O through 7 which indicates one of eight possible modes. Modes O
through 4 indicate that the data stream was transmitted by controller 50. odes 5 through 7 indicate that the transmission emanated from a remote transceiver decoder 56. Table 1 summarizes the - ~2 -different modes specified in the function word. In general, the function word specifies the type of data being transferred and the data security which affects the system throughput.
FVNCTION WORD - TRANSMITTED BY CENTRAL CONTROLLER
0 0 0 Mode 0 - Install Specified Relay States in Data Fields 0 and 1 0 0 0 Mode 1 - First Transmission of Relay States in Data Fields 0 and 1 0 1 0 Mode 2 - Second Transmission of Complementary Relay States in Mode 1 Mode 3 - Interactive Data Verifi-cation 1 0 0 Mode 4 - Data Interrogation Mode-Use (Auxiliary Function Word in Data Field 0) F2 Fl Fo 1 0 1 Mode 5 - Current Relay States in Data Fields 0 and 1 1 1 0 Mode 6 - Remote User Activated Switchleg 1 1 1 Mode 7 - Data Type Found in Data Field 0 - Analog Sensor Data - Transceiver Decoder 56 Status for Testing (Secondary Auxiliary Function Word in Data Field 0) Continuing to refer to FIGURE 6(a), the ~2~2~
address of the transceiver decoder ~6 includes 10 hinary bits which provide 1024 unique addresses that exist on a single data communication line. The high order address bits, ~8 and A9, exist in the least two significant bits of the function word. The remaining address bits, A0 to A7, are contained in the second byte of the transmission block, the address word.
The type of data that is contained in data field 0, which is the third byte of the transmission block, is specified in the function word. For modes 0 to 3, data fields 0 and 1 contain the appropriate loading pattern for 16 relays specified by controller 50. In mode 4 (see Table 1) data field 0 contains an auxiliary function word which is decoded similarly to the function word of the first transmission byte. Each auxil;ary function word includes a lower and upper order nibble of 4 bits each. The lower order nibble of the auxiliary function word, (see FIGU~' 6(b), f0 - f3, specifies the par-ticular flag which must be decoded The higher order nibble, fO - f3, consists of the complementary redundant bits of the auxiliary function word which is used for error checking. These bits are exrlusively OR'ed with the auxiliary flag to determine their validity. Table 2 is a summary of the auxiliary function words.
.;
--I .
AUXILIARY FUNCTION WORD TABLE FOR MOD
_ _ . _ _ _ (Decoded in Data Field 0 Transmitted by Central Controller) 5 f3 f2 fl fo 0 0 0 0 - Individual relay override, force to OPEN state. Relay number in data field 1.
0 0 0 1 - Individual relay override, Eorce to CLOSE state.
0 0 1 0 - Acknowledge of valid loading pattern - Mode 3 response (see Table 1) 0 0 1 1 - negative acknowledge indication of erroneous relay pattern data, Mode 3 response.
0 1 0 0 - Interrogate current status oE
relays NOTE - Does not over -ride pending switchleg request.
0 1 0 1 - Reserved for future use.
0 1 1 0 - Interrogate system status used in debugging. Does not over-ride pending switchleg request.
0 1 1 1 - Reserved for future use 1 0 0 0 - Request for analog sensor reading whose sensor address is in data field 1.
1 0 0 1 - Interrogate relay status -overrides any pending switchleg requestO
1 0 1 0 - Interrogate current system sta.us - override any pending switchleg request.
1 1 1 1 Not Used.
- ~5 -Modes 5 and 6 (see Table 1) are transmitted by transceiver decoder 56. Data fields 0 and 1 contain either the current state of the relays or the activated switchlegs of the remote user.
Referring now to FIGURE 6~c) mode 7 is also sent by the transceiver decoder 56 and indicates, in the high order nibble of data field 0, a second set of auxiliary function words sfO and sfl specifying the type of data found in data field 1 and in the low order nibble of data field 0. This second auxiLiary function word is used to send the analog sensor reading as well as information used in testing the transceiver decoder 56. Table 3 summarizes this second auxiliary function word.
SECOND AUXILIARY FUNCTION WORD
Sfl sfO
0 1 - system status contained in low nibble of data field 0 and in data field 1.
1 0 - Analog Data enclosed in data field 1 - addressed in low nibble of data field 0.
The fifth and last byte of the transmission block (see FIGURE 6(a) is the parity error check word. This generates even parity for every four bits of data of the previous four bytes of the transmission block. Before any action is taken by transceiver decoder 56, a parity check on the previous bytes is performed with the error check word to determine the validity of the transmission block. If an error is detected, no action will occur and the transceiver decoder will continue its normal activity and wait for a new command from the controller 50, or remote user input.
Mode 0 is the binary bit pattern 000 shown in Table 1. This is the fastest mode providing the highest degree of system throughput. This mode, sent by the controller 50, informs a transceiver decoder 56 that load control data is contained in data fields 0 and 1. Transceiver decoder 56, upon receipt of this data block, performs an address and error check using the error check word and immediately installs the specified states of relays 60.
Modes 1 and 2 provide a higher level of data security at a reduced system throughput than mode 0.
Mode 1 indicates to transceiver decoder 56 that load control information is contained in data fields 0 and 1, as in mode 0. However, no action occurs until after a second transmission, mode 2, which must follow immediatrely. The mode 2 transmission consists of complementary redundant load control information in data fields 0 and 1. After the reception of mode 2, data fields 0 and 1 of mode 1 and mode 2 are exclusively OR'ed together to insure that each appropriate bit position differs in logic level indicating valid data before actuation occurs. If the transmission is made out of sequence, that is, mode 2 before mode 1, or if the data field bits agree in logic level, then an error condition is said to exist and no action by the transceiver decoder will take place.
Mode 3 is an interactive sequence of data transfer to and from transceiver decoder 56. It provides the highest degree of data security at the slowest system throughput. The sequence of events in this communication scheme are in the following order.
a. Controller 50 specifies load control information in data fields 0 and 1 as in mode 0.
b. Transceiver decoder 56 performs an address ~2~ 6 and error check on this transmission block and immediately responds by transmitting the load control information from data fields 0 and 1 back to controller 50D
c. Controller 50, upon receipt of this data, verifies that the loading pattern is correct and then immediately transmits a positive acknowledge so that load actuation can take place. If controller 50 receives conflicting load control data, it will issue a negative acknowledge signal indicating to transceiver decoder 56 to abort the transmission sequence.
d. Transceiver decoder 56, upon receiving a positive acknowledgement, will then install the specified loading pattern. If at any time the transmission of this information is out of sequence or a negative acknowledgment is received, transceiver decoder 56 will abort this operation.
Mode 4 specifies a particular task to be performed which may require a response by the transceiver decoder 56 to controller 50. The mode 4 task is described in Table 2 and is specified in data 5 field 0.
The state of an individual relay can be modified by controller 50 without affecting the other loads connected to a transceiver decoder 56.
Controller 50 can also request a reading of an analog sensor whose address appears in data field 1.
Controller 50 can interrogate the status of the loads controlled by transceiver decoder 56.
Mode 5 is transmitted by transceiver decoder 56 and contains the current state of the relays in force in response to a read request from controller 50.
In mode 6, the state of an activated switchleg is transmitted to controller 50 by transceiver decoder 56. A switchleg 68 is activated by a user and indicates whether the position is on or off.
Mode 7 contains status information requested by controller 50. Transceiver decoder 56 responds in this mode for the following two cases:
a. Analog Sensor Reading An analog sensor (such as transducer 112 shown in FIGURE 5) whose address is in the low order nibble of data field 0 is supplied in data field 1. This is only sent back to controller 50 after it has requested the analog sensor reading.
b. System Inquiry Mode This mode is used for testing and debugging transceiver decoder 56. When controller 50 asks for system status, the low order nibble of data field 0 will contain the condition of several user selectable jumpers. Data field 1 will contain the value of the data Nate counter used in determining the logic level inputs from data line.
Up to eight switches 68 can be connected to switchleg input circuit 106 of txansceiver decoder 56 providing programmable remote user inputs to controller 50. Switches 68 can be either maintain or momentary type. The type of switchleg is determined at the time of installation by a jumper selection at switchleg jumper 104 (see FIGURE 5). When momentary switches are selected, transceiver decodex 56 will only transmit data indicating the state or direction of the contact when there is a MAKE condition or on positive action only. For the maintain switches, transmission to controller 50 will occur on a 2~KE or BREAK condition, ire., whenever the switchleg changes state. Switchleg actuation is achieved asynchronously and independently of any activity of controller 50 and other transceiver decoder 56 connected with data line 58. This independence allows each transceiver decoder 56 to function without any critical system timing and thereby reduces system comp:Lexity and its susceptibility to erroneous action while increasing system throughput. Activation of a sw:itchleg input by the closure of a switch 68 asynchronously causes a signal to be sent to controller 50 requesting an override instruction for a particular relay 60 and its associated load. If controller 50 has been programmed to respond to the activation of switch 68, a command will be sent to the transceiver decoder 56 assoc:iated with the relay requiring activation.
Transceiver decoder 56 contains filter:ing and debouncing logic for eliminating multiple switchleg actuations and for rejecting errors caused by noiseu Switchl-eg inputs are xead at 80 msec intervals and require that the user enable a switch for at least 100 msec to guarantee a true reading.
When a switch 68 is activated by a remote user, a switchleg output word is formed in data fields 0 and 1 of a transmitter buffer in transceiver decoder 56. The switchleg word is then transmitted to controller 50 as soon as the data line is deemed free. Data field 0 will contain the particular switchlegs that have been activated and data field 1 contain the desired state. The bit positions that are set in data field 0 indicate which switchlegs were activated by the remote user. The corresponding bit positions in data field 1 indicate the state of the activated switch 68 (on or off). For example, referring to FIGURES 6(d) and 6(e), if switching 6 has been activated, then data bit 6 will contain a 1 in data fields 0 and the corresponding Kit position in data field 1 will contain the state of the switchleg (logic 1 for on and logic 0 for off).
If data line 58 is in use, transceiver decoder 56 will standby, latching the switchleg request until the information can be sent. Therefore, the switchleg actuation is not lost and does not require multiple actuations by the user. If while transceiver decoder 55 is standing by another switchleg is activated or if multiple switchleg inputs occur at the same time or if the same switchleg is reactivated, then all the inputs will be added to the current switchleg output word waiting to be sent to controller 50. All inputs are latched and provide "N-key rollover" insuring accurate readings even if multiple switches are simultaneously actuated. This will guarantee that no data is lost due to the interaction of the other devices.
The transmission of the switchleg data occurs asynchronously with controller 50. This eliminates the need for slow polling methods. The throughput is therefore a function of the current activity on the data bus FIGURES 7-17 detail the specific circuitry and logic functions performed by transceiver decoder 56. The heart of each transceiver decoder 56 is a 3870 single chip microcomputer 100 which contains a 2K ROM program providing all required logic functions.
Transceiver Decoder Microcomputer Connections Microcomputer 100 is a general purpose microcomputer that is transformed into a special purpose microcomputer by its particular program burned into read only memory (ROM). All logic functions of transceiver decoder 56 are carried out by microcomputer 100. Signal or pin names as used throughout this specification can be correlated to those shown on FIGURE 7.
Referring now to FIGURE 7, there is shown a detailed signal and pin assignment for microcomputer 100. The address bus includes pins 3-6, 19-16, and 33-32, respectively. Serial input data from data line 58 is coupled into SID on pin 38~ Serial output data to data line 58 is coupled from SOD pin 26. The digital signal representing the status of the analog sensors coupled to analog sensor section 110 tsee FIGURE 6) is coupled into A~INP
pin 27. Selection of particular banks of relay drivers is made by signals on a relay bank selection bus including RESEL0...RESEL7 at pins 8-15 respectively Particular relay drivers within each bank are selected by MD0-MD7 at pins 37-34 and 22-25 respectively. Switchleg inputs 106 are multiplexed onto the MD0-MD7 lines.
Referring now to FIGURE 8, there is shown a sche~latic diagram of data input and output circuit 108.
Transceiver Decoder Data I/O
Data input and ou-tput circuit 108 provides isolation between data line 58 and microcomputer 100. Specifically, isolation from data line 58 to input SID (pin 38 of microcomputer 100) is provided by an optoisolator 150. Isolation from the data output SOD (pin 26 of microcomputer 100) to data line 58 is provided by a second optoisolator 152. All circuitry from the data line side of optoisolators 150 and 152 to data line 58 are powered by an isolated power supply providing voltages +P and -P.
Data is coupled to and from data input and output circuit 108 via a fusable link 154. A high impedance is provided to the data line by a series resistor 160 in the data path. A small amount of filtering is provided by a capacitor 158 across the data line. Only minimal filtering is required because the primary filtering is handled by digital signal processing techniques within microcomputer 100~
zener diode 162 establishes a 10 volt threshold level for decoding the logic levels of received data. This threshold provides a certain measure of noise immunityO
The normal state of data line 58 is active (high impedance) when the line is freeO This corresponds to a voltage level of greater than 10 volts between the two wires of the twisted pair forming data line 58 in accordance with the definltion oE the active state and the detailed discussion of the communication link.
A voltage of greater than 10 volts at data line 58 effectively turns on transistor 16 which turns off transistor 166 and maintains optoisolator 150 in an off condition. Since the normal condition is low power, there is very little stress on optoisolator 150, enhancing system reliability. When optoisolator 150 is off, the collector of transistor 170 is pulled up to five volts by a resistor 173 coupled thereto. Because amplifier 172 is an inverting amplifier, a logic level zero will appear at the data input SID for coupling into pin 38 of microcomputer 100. In summary, the normal, active state ox the data line (data line 58) impresses a logic level zero on the SID input of microcomputer 100.
When data line 58 is driven by controller 50 or another transceiver decoder 56 to a voltage level of less than 10 volts between the wires of the twisted pair, zener diode 162 blocks current to transistor 164 causing it to be in the cut off state.
Transistor 164 then turns on transistor 166 which causes optoisolator 150 to turn on (current through diode 168). The turning sn of optoisolator 150 causes ~3~
transistor 170 to turn on thereby establishing a zero level at the input of amplifier 172 and a logic level one to appear at the data input SID of microcomputer 100. Thus, when the data line is driven to an inactive state (low impedance) a logic level "1"
will appear at the data input SID of microcomputer 100.
When microcomputer 100 of a transceiver decoder 56 wants to drive the data line (data line 58) it must bring the data line to an inactive (low impedance) state. No transceiver decoder 56 is capable of sourcing current onto the line, but rather drives the data line 58 to a lower impedance state thereby impressing a signal upon it. Only controller 50 sources current onto data line 58.
There are two states defined for the data line: a high impedance state (greater than 90 ohms) wherein the voltaye level hetween the wires of data line 58 exceeds 10 volts and a low impedance state (less than 50 ohms) wherein the voltage level between the wires of the twisted pair is less than 10 volts. This impedance level difference allows the use of bus arbitration. In order to drive the data line, a transceiver decoder 56 must drive the data line to a low impedance condition. A logic level "0" appearing at the output data line SOD of microcomputer 100 will turn on an LED 174 within optoisolator 152.
Optoisolator 152 includes a photo-transistor 176 which is turned on by the conduction of LED 174 thereby supplying current from the isolated power supply to the output drive transistor 178. Turning on transistor 178 across the data line sinks enough current so that the voltage level between the wires of data line 58 Ealls to less than 10 volts and the impedance between the wires drops below 50 ohms.
Current is sunk through fusable link 154. If transistor 178 fails so as to present a low impedance 3~2~
between its collector and emitter, data line 5a i5 effectively shorted By virtue of data line 5~ being held in a low impedance state for an abnormal length of time, controller 50 detects a malfunction and 5 responds by sending a pulse of approximately one amp down data line 58. This pulse is designed to blow fusable link 154 of the malfunctioned transceiver decoder 56 thereby severing that particular transceiver decoder from data line 58. This detection and subsequent response by attempting to blow fusible link 154 on a malfunctioning transceiver decoder 56 constitutes the self clearing mode of the transceiver decoder operation.
As stated, optoisolators 150 and 152 and an isolated power supply provide isolation between microcomputer 100 and the data line. This isolation helps to maintain the integrity of data line 58 and provides noise immunity. Data line 58 runs throughout the entire system and is quite long. It is possible for noise to be coupled into data line 58 from various electrical sources. Even if the line were brought to a level of 1,000 volts with respect to earth ground, isolation prevents this higher voltage level on data line 58 from affecting either controller 50 or microcomputer 100. Both controller 50 and microcomputer 100 will still be able to distinguish active and inactive data levels by sensing the differential voltage between the wires of data line 58.
By using a twisted pair for data line 58, common mode rejection is enhanced. A property of twisted pair is that in the presence of a strong magnetic field, signals coupled into one wire of the twisted pair will also be coupled into the other wire. Common mode noise is therefore rejected on input and output circuit 108 and only the differential signal between the wires of data line 58 is amplified and decoded. If one wlre of the twisted pair of data line 58 wexe referenced to ground, this would not be possible.
Analog Sensor Section Referring now to FIGURE 9 there is shown a more detailed diagram of analog sensor section 110 of a transceiver decoder 56. Analog sensor section 110 accommodates up to eight analog inputs for coupling to analog devices such as photocells and thermistors.
These analog inputs are periodically interrogated by controller 50 to determine the ambient conditions that exist at a remote control point. Light and temperature levels can be read by connecting the appropriate sensors to analog sensor section ll0.
One of eight analog inputs is selected by a multiplexer 200 having sensor select inputs multiplexed onto the MD0, MDl, and MD2 outputs (pins 37, 36, and 35) of microcomputer l00. Utilizing these three sensor select bits, multiplexer 200 is able to select one of eight sensor input circuits 202. A representative sensor input circuit 202 is shown coupled to the AIo input of multiplexer 200. The output of multiplexer 200 is coupled through an isolation amplifier 204, suitable a voltage follower circuit utilizing an operational amplifier, to an analog to digital converter 206.
Analog to digital converter 206 is suitable a dual slope A/D converter having a maximum conversion cycle time of 22 milliseconds. The output of analog to digital converter 206 is coupled to the ANINP input (pin 27) of microcomputer l00. Ramp control of analog to digital converter 206 is coupled to the ANCNTL
output (pin 28~ of microcomputer l00.
Watchdog Reset Referring now to FIGURE 10 there is shown a detailed schematic diagram of Watchdog reset - 5~ -circuit 120. Because transceiver deeoder 56 is based upon a single chip microcomputer 100, it operates as a sequential machine exeeuting a sequence of instructions. In its normal power-up mode, the microcomputer must periodically reset itself in order to justify its operation back to its zero address. In addition, the sequence of instruetions to be executed depends upon values stored within internal registers such as its program counter. Due to the presence of noise, it is possible for internal registers to drop a bit of data in such a manner that the data bit loss would cause microcomputer 100 to execute an improper instruction, an out of sequence instruetion, or execute on data rather than the appropriate instruetion. It is possible for microcomputer 100 to be foreed into an operating loop which effectively latehes the entire board and prevents it from responding to any eommand from external sourees. In addition, it is advantageous to provide the eapability to override the system at a transeeiver deeoder 56 in the event of a eontroller 50 or data line 58 failure.
Watehdog reset eireuit 120 provides a souree of periodie reset pulses for justifying the operation of mieroeomputer 100 to its zero address for the start of eaeh of its normal eyeles through its address sequenee. In addition, watehdog reset eireuit 120 provides reset pulses to justify mieroeomputer 100 after a dropped data bit has eaused it to stray from its normal sequence of operation. In addition, an emergeney override switeh 221 provides a present signal for causing all relays to be turned on regardless of signals on data line 58. Operating in such a present mode electively returns all relays assoeiated with the preset transeeiver deeoder 56 to circuit breaker eontrol.
In the absenee of a STROBE signal from microcomputer 100, watchdog reset circuit 120 provides RESET pulses to the microcomputer every 240 milliseconds. Thus, in the absence of a STROBE pulse from microcomputer 100, the microcomputer would be returned to its zero address every 240 milliseconds when a pulse is received at its resent input. The time period between reset pulses is controLled by the RC time constant associated with a resistor 224 and a capacitor 226. When allowed to charge, in the absence of a STROBE pulse, capacitor 22~ charges through resistor 224 to a predetermined voltage level, typically 2.5 volts. When capacitor 226 is permitted to charge, it trips a Schmitt trigger 227 having an inverting output coupled to the reset input line of microcomputer 100. Once activated by a RESET signal, microcomputer 100 executes the instruction at its zero address location as if it were being powered up for the first time.
When microcomputer 100 is functioning normally and executing its instructions in proper sequence, it clears the charge from capacitor 226 by coupling a STROBE signal through inverting amplifiers 220 and 222 to capacitor 226. When microcomputer 100 is operating properly, a STROBE of approximtely 4 microseconds appears every 25 milliseconds. These STROBE pulses, 25 milliseconds apart, clear the voltage from capacitor 226 before Schmitt trigger 227 can be triggered, thus inhibiting RESET pulses from watchdog reset circuit in the absence of STROBE pulses from microcomputer 100, a feedback loop formed by a diode 230 and resistor 232 cause a periodic pulse signal to appear on the RESET
line. In essence, the STROBE can be thought of as the heart beat of microcomputer 100. Until that heart beat is sensed, the RESET line will continue to pulse the microprocessor until the computer is operating properly and the STROBE is found.
When controller 50 fails or data line 58 is severed, no data can be transferred to the relays associated with a transceiver decoder 56. Therefore means are provided for overriding data line control of relays. The activation of present swit:ch 221 provides a signal forcing all relays on thereby returning them to circuit breaker control without the necessity or hard wiring them around a transceiver decoder 56.
This provides an emergency backup for a controller ~0 or data line 58 failure Present switch 221, when activated, provides a pulse on the RESET line. When microcomputer 100 senses a RESET pulse, it reads the PRESET input line.
The PRESET input line is coupled through inverter 234 to preset switch 221. The activation of switch 221 effectively ground the input of inverter 234 thereby providing a logic level 1 at its output. That logic level 1 at the output of inverter 234 appears on the present line simultaneously with the appearance of a RESET pulse on the reset line. Switch 221 is AC
coupled by a capacitor 228 to the RESET line. AC
coupling insures that the RESET line will pulse while the PRESET line stays at DC. This insures that when microcomputer 100 responds to a reset pulse, it will read the PRESET as being at a logic level 1 and know that it should go into a PRESET state and force all relays on.
Switchle~ Input ReEerring now to FIGURE 11, there is shown a detailed schematic diagram of switchleg input circuit 106 and switchleg jumper circuit 104. Each transceiver decoder 56 includes switchleg inputs for up to eight remote switches 68. By the coupling or decoupling of a switchleg jumper 250, switchleg jumper circuit 104 appropriately instructs microcomputer 100 z~
so that either momentary or maintained type switches can be used. There are 16 inputs labeled 1-red.~.8-red, l-black~ -black. Each of the red inputs is coupled through a resist:or 252-0...252-7 to one input of a RAND gate 254-0...254-7 respectively. The outputs of NAND gat:es 254 are coupled respectively to the MDO...MD7 input lines of microcomputer 100. The other inputs of NAND gates 254 are tied together and coupled to the CCSEL #2 input of microcomputer 100. Similarly, the eight black switch inputs are respectively coupled through resistors 256-0...256-7 to one input each of NAND
gates 258-0.=.258-7 respectively. The respective output lines of NAND gates 258 are also coupled to the MDO...MD7 inputs of microcomputer 100. The second inputs of NAND gates 258 are tied together and are coupled to the CCTYPE/CCSEL l input of microcomputer 100. The output of switchleg jumper circuit 104 is also coupled to the CCTYPE/CCSEL #l input of microcomputer 100.
The switchleg voltage VSL is 20-40 volts generated in a switchleg power supply (not shown).
The combination of resistors 266 and 268 coupled into each of gates 254 and 258 provide appropriate voltage levels to operate the gates so as to provide a 3.5-5 volt output for coupling into standard TTL logic entering microcomputer 100. When jumper 250 is removed from jumper circuit 104, the input of an amplifier 262 is pulled up to a 5 volt level by the action of a resistor 264 in series with a diode This forces the inverted output of amplifier 262 and the connected CCTYPE/CCSEL #1 input at pin 29 of microcomputer 100 to a logic level 0. With pin 29 of microcomputer 100 at a logic zero, switchleg input circuit 106 is set for the use of maintain switches, that is switches which maintain contact between their - 6~ -poles rather than making a momentary contact and returning to an open normal condition immediately thereafter. By forcing pin 29 of microcomputer 100 to a saturated logic level zero state, it is impossible to drive that input line high and thus, one input to each of gates 258 will be a logic level zero disabling gates 258 since they are not used with maintain switches.
The maintain mode switches will be coupled to the eight red inputs coupled to gates 254. Again, a maintain mode switch maintains contact closure until the contact is opened. Using maintain mode switches, coupled to the eight red inputs, if a switch is open, the red input line is pulled up to switchleg voltage VSL which is between 20 and 40 volts depending upon voltage variations and loading. A voltage of 20-40 volts is utilized so that there will be sufficient voltage to prevent the mechanical contacts of the switches from building up an oxide layer thereby rendering the switch unreliable. Also, the use of a voltage between 20 and 40 volts, as opposed to using logic level voltage, allows the switchleg to be somewhat remote from the transceiver decoder 56. With the IR loses associated in long wires, a logic level signal would require that the switches be only a short distance from the transceiver decoder 56. With voltage VSL applied, the switchleg voltages are divided through resistors 266, 252 and 268. r~lis voltage division provides a standard TTL logic level of 3~5-5 volts.
In order to utilize momentary type switches, jumper 250 is inserted in switchleg jumper circuit 104 thereby forcing the output of amplifier 262 to a logic level l Thus, gates 258-0...258-7 become operable and momentary type switches or contact closures can be coupled between the corresponding red and black inputs for a particular switch member.
Microcomputer 100 at intervals of from 75 to 80 milliseconds reads (polls) the switchlegs connected to its MD0-MD7 inputs at its pins 37-25 respectively. This reading operation is done without any command from any other devices connected to its data lines. This reading is under the logic control of microcomputer 100. It is done independently and on its own, and in accordance with its internal clock.
Essentially, microcomputer l00 is a sequential machine which operates through its various states to do specific tasks. Even though it is continuously interrogating the switchlegs to determine their status, it is not continuously sending that data back to controller 50. The only time a switchleg 68 requires action is when there is a change in its state. That is, when its state is dif-ferent from the previous reading of it 75 to 80 milliseconds before.
For example, assuming a switch 68 is coupled to switchleg input 1J the input of NAND gate 254-0 will be allowed to pull up to a plus voltage thereby enabling the gate. When a switchleg is interrogated or polled by microcomputer 100, a high voltage appears on the output of gate 254. A TTL gate is used where output is of the open collector variety. It will either saturate and stick the line at a logic zero or be in a high impedance state. Therefore, the driving of the line to a logic level 1 is performed on internal pull-up devices or in this case by resistors located internal to the microcomputer 100.
Once a transition has been made from an open switch state to a closed switch state or from a closed switch state to an open switch state a change in disposition of the switch from the prior reading about ~0 milliseconds ago takes place. A series of readings then follows in order to prevent an erroneous reading. To guard against erroneous readings, 10 readings are successively made and they must all have the same reading for a switch to be accepted as a closure or as a change of state. Once the change of state has been verified, the microcomputer 100 will attempt to access the data line in order to transmit this information to controller 50.
In the case of a momentary type switch only the positive action of temporarily closing the switch is meaningful. CGntact is made and then broken.
However the breaking of contact is not acted upon.
Momentary type switch connections can be used for photo relays and other types of condition responsive devices having a switch-like trigger mechanism coupled to a switchleg input as well as for momentary type switches. By using momentary type switches you can coy en the off stage of the switch to different swi~cl- numbers to provide increased flexibility for the system.
Relay ~_ivers Referring now to FIGURE 12 there is shown a detai1ed schematic diagram of relay drivers 126 coupled to their drive matrix lines 124. Transceiver decoder 56 includes a bank of 32 relay drivers organized into an upper bank of 16 relay drivers and a lower bank of 16 relay drivers. Each relay is associated with two gates 300 and two amplifier drivers 302. In the upper bank the gates are numbered 300-1...300-16 and the inverting amplifiers are numbered 302-1...302 16. In the lower bank the gates are numbered 300-17...300-64 and the amplifer drivers are numbered 302-17...302-32. In both the upper and lower banks, the gate/amplifier combinations are wired in groups of eight (to control four relays) with one gate input commonly connected. Pins 8-15 of microcomputer 100 are relay bank select signals RLSEL0...RLSEL7 respectively and are coupled to the common input of each group of gates/amplifiers. Data bus lines MDO...MD7 on pins 37-25 of microcomputer 100 are connected one each to each of the gates/amplifiers of each group. Thus, a particular relay bank select signal coupled with a specific address line defines only one relay including two gates 300 and two amplifier drivers 302. When using all 32 relays, transceiver decoder 56 is assigned two consecutive addresses, the first being an even address and the second being the odd address immediately ollowing the even address.
Microcomputer 100 responds to the even and odd address coding wherein the least significant figure is in essence a "don't care" bit. The particular transceiver decoder 56 addressed will respond to either of these addresses. The upper bank of relay drivers will respond to the even address and the lower bank of relay drivers will respond to the odd address. Each of amplifier drivers 302 includes a Darlington pair (open collector) of transistors for directly driving a relay. It further includes a transient protection diode to protect from inductive load kick-back from a relay that has been triggered.
2S The relays are standard latching type relays having three wires, one red and one black and one blue. The red and black wires of the relay connect to a pair of adjacent amplifier drivers 302. A pulse on the black wire forces the relay into an open state and a pulse on the red wire forces the relay into a closed state.
The blue wire is the common and is coupled to a power supply. To drive the relay to either of its bi-stable states (open or closed) the red or black wire is grounded by an enabling pulse from amplifier driver 302.
As stated, each group of four relays is - ~4 -coupled to a relay bank select signal (one of pins 8-15 of microcomputer 100). Enabling a given bank select signal enables up to four relays.
However, due to excessive loading on the semiconductors in the relay drivers, only two relays in a bank are activated at the same time. Data appearing on data lines M~O...MD7 specify the particular state for each relay winding when a relay becomes energized. After the data is stable on lines MDO...MD7, a bank select signal activates a particular bank. Relays are pulsed in groups of two and microcomputer 100 cycles through the er.tire bank of relays repeatedly. It takes 25 milliseconds to pulse a single relay winding and two such windings are activated at the same time. After a period of 200 milliseconds 16 relays have been pulsed. However, because of mechanical shifts in the properties of the relays, i.e., armature displacements, etc., a particular relay may not be pulsed on or off as desired. Therefore, each relay is pulsed three times so that in case it does not change state on the first pulse it will probably change state on either the second or third pulses. Three full cycles require 600 milliseconds so that an entire bank of 16 relays can be pulsed three times in succession.
Transceiver Decoder Microcomputer Logic Function All logic functions of transceiver decoder 56 are carried out by microcomputer 100.
Microcomputer 100 is suitably a 3g70 (originally developed by MOSTEK and also sourced by Fairchild and Motorola). The 3870 is a single chip microcomputer system providing standard architecture that is customized through the use of firmware built into an on-chip read only memory PROM) to perform the specific logic functions required With the specific ROM code set forth below in Appendix A, microcomputer 100 is transformed into a custom transceiver decoder chip.
As customized by the ROM code set forth in Appendix A, miCrOCQmpUter 100 performs tasks falling within four main modes of operation:
- data communications handling relay actuation and control - contact closure (processing) - analog sensor handling Along with these four main modes of operation, a built in fifth mode allows the contents of its internal ROM to be dumped and checked. Even though all logic functions are built into the ROM code for microcomputer 100, these logic functions can be represented by functional blocks and can be hard wired using standard logic components.
Referring now to FIGURE 13 there is shown a functional block diagram of microcomputer 100. In essence, these functional blocks correspond to the blocks that would exist if the functions of transceiver decoder 56 were hard wired into discrete components instead of being implemented by a specialized microcomputer. Overall sequential control of the logic function of microcomputer 100 is provided by a sequential control unit 370 which receives signals indicating the status of various blocks and generates control signals on control lires for stepping the various functional blocks through their respective tasks. Data received from data line 58 through data I/O 108 is coupled to the SID (pin 38) input of microcomputer 100 and is received by a receiver handler 350. Receiver handler 350 provides input logic and phase locked loop filtering for incoming data. Data to be transmitted by microcomputer 100 through data I/O 108 is coupled onto the SOD line (pin 26) of the microcomputer from a transmitter handler 352.
Receiver handler 350 and transmitter handler 352 are each coupled to a data line controller and conflict resolver 354 for resolving conflicts between received data and data to be transmitted.
Transmitted data includes switchleg activations, analog sensor inputs and relay status information.
When data has been received by data line controller and conflict resolver 354 from receiver handler 350, the data line controller and conflict resolver sends a signal on a signal line 351 to sequential control unit 370 indicating that data has been received.
Switchleg data on the MD0 to MD7 data bus is coupled into a switchleg data register and controller 368. Switchleg data register and controller 368 includes registers storing the previous state of each switch input and its current state and includes a comparator for comparing the values in these two registers to determine if a switch has changed state; i.e., a user has turned his switch on or off. When a status change of a switch is indicated switchleg data register and controller 368 sends a signal on a line 369 to sequential control unit 370 indicating that switch data must be sent onto data line 58 for transmission to controller 50. Sequential control unit 370 then issues a command on its control line to switchleg data register and controller 368 causing it to couple its data onto an internal data bus for transfer to data line controller and conflict resolver 354 for ultimate transfer through transmitter handler 352 and data I/0 108 to data line 58. An internal 8 bit wide data bus couples all block sending and receiving data so that data can be freely transferred between blocks at the direction of control signals from sequential control unit 370. Sequential control unit 370 is coupled to each functional block through control lines for disseminating control ~æ~
signals for controlling the flow of data and sequence of operation of the blocks.
An address input buffer and latch 356 is coupled to the address lines ADRO...ADR9 at pins 3-6 and 19-16 and 33-32 respectively. Address input buffer 356 couples address information into microcomputer 100 and latches tne address information into a set of buffers so that the information can subsequently be compared with the address called for in data received from data line 58. When data is received through receiver handler 350 and coupled to data line controller and conflict resolver 354, the data line controller and conflict resolver sends a signal on a line 355 to sequential control unit 370 indicating that data has been received. Through its control lines, sequential control unit gates the address information in address input buffer 356 (address set for this particular transceiver decoder 56 by the user when installed) to data line controller and conflict resolver 354 for romparison with the address received from data line 58. The address information from address input buffer 356 is transferred to data line controller and conflict resolver 354 on the internal data bus. If an address comparison indicates a valid address (transmission intended for this transceiver decoder 56) a siynal is sent on line 355 to sequential control unit 370.
Sequential control unit 370 causes a decode of the data and takes the required action. The required action may be the taking of an analog sense reading, the activation of a relay or the sending of relay status information. If an analog sensor reading is required, sequential control unit 370 activates through its control lines an analog averager and control unit 358.
Analog averager counter and control unit 358 ~6 accepts analog information ANINP coupled to pin 27 of microcompu-ter 100 from an A/D converter 206 and provides the ANLNTL signal to the A/D converter.
Analog averager counter and control unit 3S8 has the capability to control the dual slope of A/D
converter 206 and to read a dual slope conversion circuit within the A/D converter. Ana:Log averager counter and control unit 358 includes an analog averaging counter and a control circuit. In essence, it is merely a preset counter that is gated on and off to count up or down from a preset count.
If sequential control unit 370 determines from the decoded data that a relay activation is required, it activates via its control lines, a relay output sequencer 361. Sequential control unit 37 also enables data line controller and conflict resolver 354 to impress the data in data fields G
and 1 onto the internal data bus for coupling to relay output sequencer 361. A control signal from sequential control unit 370 causes the data in relay output sequencer 361 to transfer its data to a relay output buffer 360 for driving relays through lines MD0 to MD7. Simultaneous with the control signal to relay output sequencer 361, a control signal is coupled to a relay timer 366 which is a 25 msec. timer. Relay timer 366 activates a relay bank selector 362 causing it to select the appropriate relay bank through lines RLSEL0 to RLSEL7. Together, relay timer 366, relay bank selector 362, relay output sequencer 361 and relay output buffer 360 determine the duration and which relays are to be actuated and to which states they are to be actuated. These four blocks are activated simultaneously by sequential control unit 370 in response to the received data in data line controller and conflict resolver 354. Relay time 366 controls the sequencing of the eight banks of relays by relay bank selector 362 so that there is a continuous cycling from one bank to the next so that relays will be pulsed in turn at regular intervals.
A relay type configuration 364 determines whether the particular transceiver decoder 56 has a 16 or 32 relay configuration. A 16 relay configuration transceiver decoder responds to a single address and a 32 relay configuration transceiver decoder responds to two consecutive addresses, one for each bank of 16 relays. The information from relay type configuration 364 is coupled to address input buffer 356 via a line 363 so that the address input buffer will provide both address to data line controller and conflict resolver 354 for address comparison.
A memory buffer area 372 contains system constants representlng the previous states of relays and other information, such as sensor input values that are provided by interrogation tpolling) by controller 50 over da-ta line 58.
Referring now to FIGURE 14 there is shown an expanded block diagram of receiver handler 350~ Data bus input SID at pin 38 of microcomputer 100 is coupled to a band pass filter having an initial band width of 4-5 KHz. The output of band pass filter 380 is coupled to the input of a digital phase lock loop 382. During the time that a preamble is being received, digital phase lock loop 382 operates with a capture range of about 5 KHz. After phase lock has been achieved and the preamble has been "captured", the bandwidth of the loop tightens. After lock-up has occurred, digital phase lock loop 382 supplies information to data input buffers 384. In the meantime, a receiver sequence counter and control unit 386 adjusts the bandwidth of band pass filter 380. This bandwidth can be adjusted by triggering a set of transmission gates switching on various capacitive values on an op-amp active filter.
After lock has been achieved, digital phase lock loop 382 is reduced in bandwidth to roughly one-half of -the frequency that is being transmitted and has been captured. This frequency is determined only by the data coupled into microcomputer 100 on the data input bus SID. Since all transceiver decoders 56 and controller 50 are operating asynchronously, the capture range of digital phase lock loop 382 must be wide. Receiver sequence counter and control 386 is coupled to a conventional error checking bus protocol handler 388 which is a standard parity bit generator and comparator. The free output lines from receiver 15 handler 350 shown in FIGURE 15 correspond to the signal line Erom the receiver handler to data line controller and conflict resolver 35~ in FIGURE l A
flow chart of the function of receiver handler 350 is set forth in FIGURE 15.
Referring now to FIGURE 15, the logic flow of the receiver function of transceiver decoder 56 is set forth. when data line 58 is observed to be in an IBG (low impedance state), data begins to flow with a preamble. During the transmission of the preamble, a digitally simulated phase locked loop locks onto the preamble bits. A minimum of four bits is required for lock. The initial bandwidth of the loop allows lock to a data rate of 300-5000 bits/second.
After preamble lock, it is determined whether or not there is a preamble error.
If there is a preamble error, the received function is aborted and a flag set, control is returned to the executive.
owever, if there is no preamble error, the logic thresholds are determined from the preamble bits. During the discussion of the communications ~æ26 link, it was defined that the preamble bits were a 50%
duty cycle signal and that logic levels one and Nero were determined as a pulse width greater than or less than the width of the preamble bits. [t is fro~l the four preamble bits received that the logic threshold levels are established from which logic ones and zeros will be decoded.
After logic level thresholds have been established, the band width of the dig:itally simulated phase lock loop is narrowed to a range more closely approximating the data rate established by the preamble. After a valid IBG, 40 bits of data are received into data input buffer 384. After data has been received into data input buffer 384, it is determined whether or not the receiver is out of sync. This is determined by the presence of an IBG at an unexpected point in time.
It the receiver is not out of sync, -the data is checked by error checking bus protocol handler 388. If the data is determined to be valid, the data is decoded.
After data is decoded, the address transmitted is compared with the address of the transceiver decoder 56 receiving the data (see FIGURE 6 - Address Election Bus 102~. If the address corresponds, the transceiver decoder 56 is dispatched to perform a specific task called for by the flag word and data word in the data received. This data could correspond to processing a relay function, reading an analog sensor, or answering a mode four interrogation by controller 50.
Returning to the reception of the 40 bits of information into data input register 384, a line check is performed to see if the line is free. If the line is not free, data is received, however, if the line is free, then the receiver is cleared and reception aborted, and contxol returned to the executive.
If the receiver i5 determined to be out of sync, then the receiver waits for another valid IBG.
If the data check by error checking bus protocol handler 388 is determined to be invalid, then the receiver also waits for a valid IBG before proceeding. Furthermore, if when the address is compared, the address is not for a particular transceiver decoder receiving data, then that receiver waits for a valid IBG before proceeding. An expanded block diagram of the transmitter handler 352 is set forth in FIGUP~ 16.
Referring now to FIGURE 16, there is shown a more detailed block diagram of transmitter handler 352. An output buffer 390 is coupled to a data timer 392 which also receives information from a transmitter sequence counter and control unit 394.
Data timer 392 is coupled to a bus conflict detector 396 also receiving a signal from receiver handler 350. Bus conflict detector 396 provides the arbitration between conflicting control points. The output of data timer 392 is coupled to the data output bus SOD. In addition, the output of bus conflict detectox 396 is coupled to a data line protocol handler 398. The three signal line outputs shown at the bottom of FIGURE 16 correspond to the signal line from transmitter handler 352 to data line controller and conflict resolver 354 shown in FIGURE 13. The transmission sequence has already been detailed in the flow chart shown in FIGURE 3. The function of bus conflict detector 396 has been detailed in FIGURE 4.
An expanded block diagram of the switchleg data input circuit 36~ is set forth in FIGURE 17.
Referring now to FIGURE 17, there is shown an expanded diagram of the switchleg data input section of the receiver handler. This section - :a2~:~26 includes a 30 msec reject filter 602 coupled to a switch input buffer and latch 604. A 75 msec debounce timer 606 insures that the bouncing of a switch 68 will not produce a false triggering of the switchleg data input. A previous switch reading register 608 contains the status of each switch associated with a particular transceiver decoder 56 after its last switchleg entry. A comparator 610 coupled to the previous switch reading register 608 and to the switch input buffer 604 compares the states of the switch after its previous use and present activation to determine whether there has been a change. If a change is indicated, a switchleg request input signal i5 activated on line 369 (also see FIGURE 14).
A sequencer 601 is a counter providing signals to switch input buffer 604 requesting an alternating read of the two banks of switchlegs. A
switch selector 603 receives signals from sequencer 601 and timer 606 and determilles which bank of switchlegs are to be read. The bank selection is indicated on the SLSEL-0 and SLSEL-l. The SLTYPP
signal (pin 2~ of microcomputer 100) is also coupled to switch selector 603 and determines whether momentary or maintain type switches are being used.
A complete printout of the ROM code specifying the entire program permanently fixed into microcomputer 100 included herein as Appendix A. All data values set forth therein are in hexadecimal format.
Controller-Hardware Overview .
Referring now to FIGURE 18, there is shown a general block diagram of controller 50. The specific logic functions required for programmable lighting control are implemented by a microcomputer including a microprocessor 400 and associated memory and input/output devices. Microprocessor 400, suitably an ~2~
Intel 8085 is a general purpose device useable with a variety of input/output devices. It's coupled to memory and to input/output devices via an address bus 401, a control bus 403, and a data bus 405.
Memory includes a ROM 402 and a RAM 404. The specific logic functions for performing programmable lighting control are "burned" into ROM 402 and transform micropxocessor 400 and its associated memory and input/output devices into a fixed purpose computer.
The user defined data base including sectors, patterns, schedule, switches and priority erase times is stored in RAM 404 and occupies 95% of its 32k storage capacity. A real time clock 410 tells controller 50 when to effectuate lighting changes in accordance with the user defined schedule. Both RAM 404 and real time clock 410 are backed up by a battery back up 409 including an internal battery and a connection for an external battery. Battery back up 409 maintains the data base stored in JAM 40~ which would be otherwise volatile during a power outage. In addition, during a power outage, battery back up 409 maintains real time clock 410. Zen power returns after an outage, any load changes called for by the user defined sclledu]e and not executed during the power outage can be caught ul).
Mark-sen~se card reader 52, coupled through a card reader interface 406 provides the user a vehicle for conveniently defining the data base and rapidly entering that data base into RAM 404. Mark-sense 3~ cards having formats for sector, pattern, and schedule data are marked by the user and are then passed through card reader 52.
A keyboard/display 411 coupled through a keyboard display interface 413 provides for manual access by an operator and for a display of status information. Keyboard/display 411 includes a key lock switch for selecting either automatic or manual mode;
a key lock switch for selecting alternate schedule overrides (8th day override; 9th day override and schedule off); tape control switches for selecting tape load or tape store; and output mode switch for selecting a lighted display or printer 54, a set of command keys for selecting program, display clear, manual control, set clock, or check status; a set of item keys for selecting pattern, schedule, sector, priority erase time, switch or sector override table data inputs; a set of number keys for specifying addresses of transceiver decoders, sector numbers, pattern numbers and the like, and several control keys. Using the various keys in combination a user can manually enter data, check the status of relays, switches, transceivers, etc. A lighted display indicates the time on real time clock 410 and annunciates failures in response to self-diagnostics.
An audible alarm indicates certain types of failures including involved keyboard entries.
Magnetic tape device 72 is coupled through a magnetic tape interface 73 and provides a non-volatile medium for storing the user defined data base aftex it has been entered via mark sense card reader 52 or keyboard/display 411. Thus stored data is in machine readable form and is in a suitable format to be loaded directly into RAM 404. In the event of a power failure longer than is protectable by battery back up 409, data is automatically read from tape device 72 upon power up.
Controller 50 further includes a standard RS232 serial printer interface 408 for coupling to printer 54. Printer 54 can provide, on user demand, a hard copy of the data base or a portion thereof or system status information. A printout might include a copy of the schedule in force during the automatic ~?2~i mode operation of controller 50, a list of sectors overriden, or a list of the status of all relays in the system.
The alternate schedule override switch (not shown) and the automatic/manual switch are coupled through an optoisolator 412 8th day, 9th day and schedule off alternate automatic schedules are respectively selected by lines Do Dl and D2 coupled to optoisolator 412.
A data input/output circuit 418 couples signals to and from data line 58, providing the necessary isolation.
Three telephone interfaces 420, 422, and 424, respectively coupled to data sets 64-0, 64-1, and 64-2 couple telephone entered signals to data preset circuits 65-0, 65-1 and 65-2 respectively.
Data preset circuits 65-0 to 65-2 indicate to microprocessor 400 that data has been entered by a telephone user and flags a request for telephone service.
A power reset circuit initializes microprocessor 400 after a power shut down.
Controller 50 utilizes a multiplexed bus for the lower order address A0-A7 and data D0-D7 lines. A
demultiplexer and optical latch 428 performs the required multiplexing. An address latch enable signal ALE from microprocessor 400 latches in the lower order address bits, thus providing a 16-bit address line including A0-A7 from demultiplexer 428 and A8-A15 from the higher order address lines from microprocessor 400.
Control bus 403 includes four standard control signals: input/output read (I/O R), input/output write (I/O W), memory read (MEMR), and memory write (ME ) which, through logic gates 429 activate the various input/output devices and memory associated with microprocessor 400~ The data bus 429 is bi-directional.
A ROM select strobe 431 coupled to address lines All, A12, and A13 selects ROM memory banks and an I/O strobe 433 provides strobe lines Z0-Z15 of control bus 403 for selecting particular input/output devices to be read or written.
A pseudo clock interrupt 435 receives a pulse each second from real time clock 410 and latches that pulse. In turn, pseudo clock interrupt 435 sends a pseudo pulse second signal PPS to microprocessor 400O A clock set clear signal from microprocessor 400 clears the latching of pseudo clock interrupt 435.
Memory Access Hardware and Battery Back-Vp Standard circuit techniques have been applied to access ROM 402 as well as RAM 404. The particular memory address i9 determined by a 16-line (A0-A15) address bus 426 emanating from microprocessor 400. The low order address byte (A0 to A7) is multiplexed on the address~bus 426 (also called the addxess and data lines). An external low order address latch (demultiplexer 428) is used to demultiplex. This address is coupled to a ROM select strobe 430, suitably a standard 75LS138, which is a 1 out of 8 line selector. ROM select strobe 430 is used to select a given bank of memory. That is because the high order address bits are coupled to ROW select strobe 430. The low order address bits are coupled directly to the memory to select a specific memory location to be accessed.
RAY 404 used is of the dynamic type. That is, it requires refreshing at specific intervals.
This refreshing must take place within a 15 microsecond period. The dynamic memory used is based on the current state of the art. It is based on a standard 4116 16K memory integrated circuit. Since ~5 ~04 is dynamic, allowing greater storage densi-ty than that available in static memories, a multiplexed addressing scheme and refresh circuitry is utilized and is considered to be circuit overhead for maintaining this RAY 404.
R~ 404 and real time clock 410 are battery backed-up. Thus, if there is a power failure, microprocessor 400, RO~I 402, and all the other input/output interfaces are allowed to fail and lose power. However, a battery back-up provides R~l 404 and real time clock 410, and the associated circuit overhead to maintain the current status of the controller 50. when power is reinstated, the system will self justify with respect to its time of day schedule. This is particularly important since RAM 404 contains temporary data of the disposition of remotely actuated overrides through switchleys or through the telephone. This temporary data is not part of the data base defined by the user Instead, at predetermined times through the priority erase time feature of the controller 50, this temporary override information entered through switches and telephones is erased. If there is a power failure beyond battery life which backs up the real time clock 410 and l 404, then magnetic tape device 72 would be automatically load the required data base defined by the customer once power is reinstated. Once power is reinstated, the controller is capable of responding -to switchlegs and telephone commands once this data base has been reloaded. Therefore, the system is capable of some operation after prolonged power outages or after short power outages without any user intervention. It is capable of loading itself and running without any outside commands. However, in the event that data is reloaded via magnetic tape after a power failure and real time clock 410 and 404 were 2~ii not kept alive using battery backup, the time of day would have to be manually re-entered for automatic operation to take place. Without setting real time clock 410, only the manual control operations, or overrides through switches and telephones, would be operational.
Data Line Coupling to Controller Referring now to FIGURE 19, there is shown a schematic diagram of Data I/0 418 of controller 50.
Data I/0 418 is responsible for driving and maintaining the data line (data line 58) and includes three sections: a data line input circuit 450, a data line clearing circuit 452 and a data line transmitter circuit 454.
As previously stated, the data line is an isolated communications channel and is not referenced to system ground. Isolation of the data line is provided at transceiver decoders 56 by optoisolators 150 and 174 (see FIGURE 8). similarly, isolation is provided at the controller end of the data line 56 by optoisolators 456, 458, and 472 associated with data line clearing circuit 452, data line transmitter circuit 454 and data line input circuit 450, respectively. All circuitry on the data line side of each of optoisolators 456, 458 and 472 is powered by an isolated power supply (-~24 volts with respect to an isolated common ground connection D).
This isolation insures that data line 58 is floating and is not referenced to system or earth ground. This isolation helps to provide noise immunity. Common mode noise is rejected and only differential signals (potential difference between the wires of the twisted pair) are detected and decoded.
Data line transmitting circuit 454 is used to send data onto data line 58 in accordance with data signals on data bus line Dl and an enabling strobe signal Z2~ Strobe Z2 is coupled to the clock input of A flip-flop 457. Data bus line Dl is coupled to the data input of flip-flop 457. The output of flip-flop 457 is coupled to the cathode of a diode 459 is optoisolator 458. Data is impressed onto the data line by driving it to a low impedance state. A logic legal "1" at the output of flip-flop 457 coupled to the diode of optoisolator 458 turns off the optoisolator thereby turning off a transistor 460 coupled thereto through an inverting amplifier 461. A
transistor 462 coupled between the emitter of transistor 460 and isolated ground D is activated to bring data line 58 to the isolated ground level D
through the collector-emitter junction of the transistor.
To maintain a high impedance state (greater than -~10 V difference) on the data-line, a logic level "O" is caused to appear at the output of flip-flop 457 to turn on optoisolator 45~.
Transistor 462 is turned off, pulling up data line 58 to 24 volts through two resistors 483 and 484 coupled from the ~24 volts (with respect to D) of the isolated power supply to the collector of transistor 460). The series combination of resistors 483 and 484 is 90-100 ohms thereby limiting the maximum current that can be drawn from the isolated power supply to 240 milliamps.
Data line input circuit 450 couples data from data line 58 to microprocessor 400 and is turned on and off in accordance with the varying current that is passed through a transceiver decoder 56. This passed through current affects the voltage drop across a resistor 483. If enough current is switched by a transceiver decoder 56, (approximately 150 milliamps) a diode 468 (a 4.8 V zener) becomes reversed biased.
The cathode of diode 468 is coupled to the base of a transistor 470. Thus, when diode 468 becomes reversed biased, transistor 470 turns on. The turning on of transistor 470 turns on optoisolator 472 generating a signal for coupling to microprocessor 400. Therefore, if the line is externally driven to a low impedance state, i.e. by a transceiver decoder 56, then the data input to microprocessor 400 is a logic level 1.
Data line clear circuit 452 is used only when a data line failure condition exists. A data line failure condition exists when data line 58 is stuck such that there is a low impedance short between its twisted pair for an abnormally long period of time. Such a short can occur when transistor 178 in transceiver decoder 56 (see FIGURE 9) fails with short between collector and emitter. when a low impedance short occurs on data line 58, no data can be transferred.
After controller 50 detects and diagnoses a stuck data line condition, data line clear circuit 452 provides a one amp pulse of current through data line 58 to intentionally blow fusable link 154 in the transceiver decoder 56 that is causing the short. To actuate a clear pulse, strobe line Z2 is enabled along with data line Do Data line Do is coupled to the input of a flip-flop 481. Strobe line Z2 is coupled to the clock input of flip-flop 481. The output of flip-flop 481 is coupled to the cathode of a diode 482 in optoisolator 456. By activating optoisolator 456, resistor 469 is placed in parallel with two resistors 483 and 484, lowering the effective impedance between the +24 volts (D) power supply and transistor 460. This lower impedance causes a 1 amp current pulse to be impressed through transistor 460 to the data line.
Magnetic Tape Referring now to FIGURE 20, there is shown a functional block diagram of magnetic tape device 72, magnetic tape interface 73 and the logic built into microprocessor 400 related to the reading of data from magnetic tape device 72.
A conventional tape drive 700 includes a transducer and tape drive electronics (not shown) for reading data from a magnetic tape. Data read from a magnetic tape is coupled to the data input of a phase locked loop 702. A sequential (logic) circuit 704 provides control signals for tape drive 700 including forward, reverse, stop and go, clear leader sensing, data present, and cassette present signals. Phase locked loop 702 tracks input data on a bit-wise basis using a weighted average technique to correct the logic level thresholds for determining the logic state of the data locked by the loop. Data from phase locked loop 702 is coupled to an 8-bit shift register 704. After shift register 704 has received bits of data, the data is parallel transferred through gates 706 to a conventional FIRST IN FIST OUT (FIFO) stack 708 for temporary storaye. FIFO 708 is 16 bytés deepO Data from shift register 704 is also coupled through an arithmetic logic unit (ALU) 710 to an accumulator register (octal latch) 712.
When tape drive 700 is in a continuous read mode, phase locked loop 702 is serial data with a clock determined by the tape being read. The clock information as well as data information is stored on the magnetic tape. The clock information is coupled on a clock line from phase locked loop 702 to shift register 704 and is used to clock data through the cells of the shift register. After 8 bits of data are clocked into shift register 704 as counted by a counter within sequential circuit 704, the 8 bits are loaded into FIFO 708 for temporary storage. At the same time, the data in shift register 704 is added to the contents of accumulator 712 through ALU710, suitably a 74181 or equivalent. Accumulator 712 always contains the sum o-f all data clocked through shift register 704 and stored in FIFO 708. Once an entire record of data is read in (a record is 16 bytes of data and a block includes 8 records), a checksum byte (a control byte) of data is read from the tape.
The checksum represents the 2's complement of the summation of the 16 bytes of data previously read in.
Thus when the checksum is added to the tallied sum in accumulator 712, the net result should be zero. After the checksum byte is read in, accumulator 712 is checked to see if its contents equal zero. If so, the data is valid and sequential circuit 704 causes the contents of FIFO 708 to be coupled into RAM 404 to which it is coupled. Thus valid data is loaded into RAM ~0~ through FIFO 708 acting as a data buffer.
This sequence continues until all records and blocks are entered. The last record on tape is signified by a zero record length.
The start of a record is indicated by a standard ASCII character (a colon ":"). An 8-bit record length fvllows the introductory character. The record length indicates the number of data bytes in the record. A zero record length indicates the final record (after which data input operation is completed). Following the record length is the address specifying where to load the first data byte.
e address byte is followed by a zero byte for synchronization. In turn, the data for that record (8 bit bytes) follows the zero synchronization byte.
In the exemplary embodiment, only 16 bytes are used for each record. Therefore, after each 16 bytes of data are sent (i.e., after each record), an 8-bit checksum indicates the 2's complement of the entire record content up to that point. The 2's complement checksum added to the accumulated data should yield zero for valid data. If the checksum indicates invalid data, the reading of the tape will be attempted again. If three successive attempts to read a tape result in invalid data, the tape is considered bad and a failure signal indicating a bad tape is enunciated on keyboard/console 411.
Referring now to FIGURE 21, there is shown a flow chart of the weighted averaging technique implemented by phase locked loop 702. The weighted averaging technique allows up to a 50~ varition tape speed during a bit period.
A preamble is read to initialize the logic levels ("0" and "1"). One byte (8 bits) of logic "0"
are sent in the preamble for phase locked loop 702 to lock onto. This is the logic "0" count. The logic "1" count is defined to be two times the logic "0" count. The logic thresholds for logic "0"
and "1" are set and a data bit is then read. By comparing with the thresholds established just before a data bit is read, it is determined whether that data bit is a "0" or a "1". The result of that decision is output data from phase locked loop 702. After it is determined whether a data bit is a "0" or a "1", the threshold for the value of the last data bit is determined. The calculated threshold value is added to the old threshold value and the sum divided by two. The result becomes the updated threshold used for comparison with the next data bit.
Referring now to FIGURE 22, there is shown a graphical representation of serial data read from a magnetic tape illustrating the self adjustment of threshold levels for determining whether a data bit is a "1" or a "0". During the preamble of 8 logic "0"'s, the initial logic "0" count and logic "1" count are established. The logic "1" count is defined to be 2x logic "0" count. The logic threshold established by 2~
the "SET THRESHOLD" block in FIGURE 22 is logic threshold=logic "0" count logic "0" cou_t and is indicated by a vertical line 714. The first bit is read by comparing its count length) w:ith the threshold level established during the preamble. If that first bit is a logic "0", its count is determined. This count is added to the count established during the threshold and the sum is divided by two. This new count determines the threshold used or reading the next bit. If the first bit is a "1", its count is divided by two before it is added to the previous count. This procedure is repeated for every bit. Thus there is a continuous bit-wlse adjustment of the threshold value used for logic level determinations.
The use of a bit wise adjustment of the logic levels in this manner permits up to a 50~
variation in tape speed while maintaining data read out accuracy. This allows the use of a less precise and less expensive tape drive 700.
System Definitions This section recaps and further defines the terms "relay", "sector", "pattern", "schedule" and "switch".
A "relay" is defined to be a mechanical or solid state device which is capable of closing and opening one electrical circuit in response to an electrical control signal received from another electrical circuit.
The term "sector" is a user identification number that identifies a unique geographical area to be load controlled. That area could be of any size, could encompass any floor or part or parts of a floor or floors of the building. In essence, it could be any region under control. A sector can include any ~2~l2~
number of transceiver decoders 56. A sector is, in essence, a user selected subset of relays and could include only one relay, a plurality of relays, or all of the relays in the entire system. Sector definitions are part of the data base entered by the user to adapt the system to a particular building or complex to be controlled and to the use to be made of the controlled building or complex. When a building is initially wired, it is only necessary to know which relays and associated loads are coupled to which transceiver decoders 5~. The sectors are defined by the user after the initial wiring and can be easily redefined (by the use of mark-sense cards or keyboard entries) when there are office reorganizations and personnel shifts.
It is possible to define overlapping sectors. In fact, much of the flexibility and thus the advantage of the present system is derived from the ability to define overlapping sectors. For example, sector 1352 may include control of the lights in room 1352 and sector 1380 may include control of the lights in room 352 and all of the other rooms on the thirteenth floor. Thus, sectors 1352 and 1380 would overlap a sector defined as including corridor lights and one room light in each room could be made responsive to detection of smoke or fire in the area.
Either an analog type sensor coupled to analog sensor section 110 could be periodically polled or a swi-tch type sensor could be coupled to a switchleg input of switchleg input circuit 106 to set up the desired condition response. Blinking corridor lights could be used to demonstrate a preferred egress route in the same sector. The capability of defining overlapping sectors and to make sectors condition responsive makes such control feasible. As stated, sector definitions can be altered either by entering the appropriate data 2~3 at the keyboard of controller 50 or by utilizing mark-sense cards to re-enter the data base. For example, assume sector 1352 is defined to include the relays controlling the lights in room 1352. Further assume that sector 1354 is defined to include the relays controlling the lights in 1354 which is adjacent to room 352. If the wall between rooms 352 and 354 were removed and one larger room created, a new sector could be defined to include the relays controlling the lights in both original rooms. In essence, a sector defines which relays (and loads are to be affected. The sector is thus represented by a number uniquely defining the geographical area under control.
Once entered by the user, a table of sectors and their associated relays are stored in RAM 404. A
sector does not define what the status (on or off) each of those loads is to assume. The status of each load is defined by a pa-ttern.
A "pattern" defines the status (on or off state) of the relays associated with one or more transceiver decoders 56. For each transceiver decoder 56 listed in a particular pattern, the status of each and every relay is defined, i.e., its status either "on" or "off" must be predetermined. Thus, when a particular sector number and pattern are requested by a telephone user, the sector number will be used to determine which relays are to be affected and the pattern will be consulted in order to determine what status to put each of those relays into. A pattern definition table is stored in Pi 404 for all user entered pattern data.
The term "schedule" refers to a time-dependent sequence of patterns that are to be executed in accordance with the time appearing on real time clock 410. When the time shown in the system æ~
clock reaches a predetermined time for a schedule change, that change is automatically executed i-f the system is operating in its automatic mode.
A particular schedule entry calls for the relays in a specific sector or sectors to assume the states called for by a selected pattern at a particular time. For example, the schedule may call for Sunday, 10 00 AM sectors 372, 374, 377 and 378 to assume relay states called for in pattern 6 and for sectors 804 and 805 to assume relay states called for by pattern 4. Multiple sectors can be scheduled for relay activation at the same time because sectors and patterns are independently defined. These basic definitions of sector, pattern, and schedule provide complete flexibility in the activation of particular relays and their associated loads. Sector, pattern, schedule, switch, and priority erase time information comprise the data base entered by the user and stored in RAM 404.
The term "switch" is defined to be a number of a particular transceiver decoder 56 plus a particular switchleg number of that transceiver decoder. Calling for a particular transceiver decoder 56 and a particular switchleg of that transceiver decoder uniquely defines a single switch.
Transceiver decoders 56 are numbered from 0 to 1023, defining 1024 transceiver decoders. Associated with each such transceiver decoder 56 are 8 switchlegs, numbered l If a particular user has a switch 6~, that switch will uniquely be defined and when activated, will cause a signal to be sent through its transceiver decoder 56 and data line 58 to controller 50 requesting that a command be sent to operate a particular subset (sector) of relays. A
switch 68 is not tied directly to a particular light or relay but rather is utilized only to cause a signal to be sent from the particular transceiver decoder 56 with which it is associated to controller 50.
Controller 50 then interprets the signal from that transceiver decoder and issues the appropriate commaIId to a particular transceiver decoder associated with a relay to be activated in accordance with the switch input.
Firmware Overview The firmware that controls micro-processor 400 and provides its unique function, i8stored in ROW 40~. The program is responsible for managing, maintaining, as well as diagnosing, the system hardware and the data base that the user has defined for his particular application. Standard protection means have been provided in the firmware to insure that no action as opposed to an erroneous action would take place in the system. Furthermore, what is known as loop protection has been provided to guard the computer from a lock-out condition inhibitiny system operation.
Overall system function is achieved through an executive program, referred to hereafter as the executive. The executive loops -through it.s entire program sequence continuously and is "flagged" to perform dispatch to a specific task related to data input/output, data management, self-diagnos~ics, telephone line management, relay checking, switchleg overrides, sensor polling, data line maintenance, etc. These specific tasks get the attention of the executive while it is looping by the use of flagwords which are indicators of the status of various input/output devices, data conditions and the like.
In addition to the detailed discussion of these various specific tasks, there is provided in Appendix B a complete copy in hexadecimal code of executive and all referenced subroutines for effecting these - 9o -specific tasks.
Flag Word Table 4 is a summary of the various flag words and/or key memory locations that guide the executive in causing the various speci:Eic function tasks to be performed.
_ FLAGWORDS
Flagword Indication Provided 10 SYSERR DO="l" indicates data line (system erLor status failure - stuck in flag) low impedance mode Dl-"l" indicates trans-ceiver failure D2-"1" indicates a memory failure TAPBAD Non-zero indica-tes bad tape in magnetic tape device 72 FLGOVR value = 0 no override, 20 (schedule override) main schedule in force = 1 alternate schedule, 8th day override = 2 alternate schedule, 9th day override = FFH schedule off (respond only to switches and telephone 30 RELCKF D0="1" check relays that (relay check) were overridden by switch or telephone Dl-"l" check relays requiring a status change in accordance with normal schedule Table 4 (continued) TLSERF D0="1" service telephone (telephone service) #l Dl="1" service telephone #2 D2="2" service telephone ~3 PATR~F Value = 0 no service (service a schedule requested 10 change) Value = 1 service requested 5YSCLK SYSCLK : Day #(1-7) (system clock SYSCLK+l: minutes (0-59) storage area) BCD
SYSCLK+2: Hours (00:00-23:59) BCD
SYSCLK = O indicates clock not set LINUSE value = 1 - receive mode (status of data line) value = 2 - transmit mode value = 3 - bad preamble value = 4 - line free (clean) value = 5 - line stuck (low impedance) TELUSE Flag set indicates that a 25 (telephone use) telephone is in use.
CHECKSUM Arithmetic check to insure the integrity of the bit values stored in a specific memory block.
Referring to Table 4, the key flag words and memory locations are set forth on the left side and their respective functions or indications on the right.
SYSERR is the system error status flag and utilizes three bits of an eight bit byte. Bit D0 indicates that the data line is stuck in a low impedance mode. Bit Dl indicates a transceiver decoder failure and bit D2 indicates a memory failure (as diagnosed by CHECKSUM).
TAPBAD is a flag word indicating whether there is a bad magnetic tape in magnetic tape device 72. A non-~ero value in TAPBAD indicates that the tape in magnetic tape device 72 is bad and that the user should replace it. This flag is part of the self diagnostics of the system. The flag is set when mlcroprocessor 400 attempts to read data from the magnetic tape and receives bad information after three successive read attempts.
FLGOVR is the schedule override flag which like the other flags is an eight bit flag (1 byte A
zero value for E'LGOVR indicates that no overrides are in effect and that the system is operating automatically in its normal 7 day week, 24 hour day schedule The schedule overrides refer to the eight day, ninth day and off schedule overrides selected by a schedule override switch on console display 415 and coupled through optoisolator 412. A "1" value or FLGOVR indicates that the eight day schedule is called for. A "2" value for flag over indicates that the ninth day schedule override is called for. The FFH
(FF hexadecimal which is equivalent to 11111111) indicates that the schedule off override is in effect and that microprocessor 400 should ignore all schedules. As previously stated, in this mode, controller 50 will respond to switchlegs including switch type sensor coupled to switchlegs and telephone requests, but will ignore any user defined time dependent schedule. This is quite different from the manual mode wherein load controls are only under the control of the central controller keyboard and will not respond to remote input such as telephone requests and switchleg actuations.
RELCKF is a relay checker slag using the D0 and Dl bits of a byte. Bit D0 indicates that it is appropriate to check transceiver decoders 56 that have been subjected to a status change resu:Lting from an override request (telephone or switchleg). The Dl bit indicates that it is appropriate to check a transceiver decoder that has been subjected to a status change due to normal scheduling In other words, it is desirable to check the status of a transceiver very quickly after it has been changed due to an override. The remaining relay status checks can be done at times when the controller is not processing any system requests (flag words) at the leisure of controller 50. There is no reason to divert the attention of controller 50 from the relays which have been overridden in order -to check the status of relays which are operated merely ir accordance with the normal schedule.
Ti:,SERF is the telel~hone service flag This flag indicates that there is a -telephone service request. Three bits of arl eight bit word are utilized The D0 bit indlc~tes that service is requested on phone 1; the Dl bit indicates that service is requested on phone 2; and the D2 bit indicates that service is requested on phone 3. Up to three telephones can be coul->ling data information to controller 50 simultaneously. Of course, any number of telephones can access- controller 50 but only three can operate simultaneously.
PATRQF is a flag word indicating that service of a schedule change is required. This flag is set by its schedule check routine. A zero value indicates that no service is requested and a "1"
indicates that service is requested If service is requested, it is an indication to the executive that it should transmit the appropriate information to a transceiver decoder 56 so that a relay status change will be executed at the next available time period.
SYSCLK refers to 3 memory storage locations where system clock information is stored. Each of these three locations includes an eight bit byte location. The base location is defined by SYSCLK.
The next location is then address immediately after SYSCLK, i.e., plu5 1 and the next address is SYSCLK
plus 2. The SYSCLK location contains the day number corresponding to the day of the week in real time.
This is a binary number from 1-7 representing the actual day of the week. A zero in this location indicates that real time clock 410 has not been set and any 5YSCI.K references should be ignored. Of course, it is impossible to do any scheduling until the system clock is set.
If the real time clock is set there will be a day number from 1 to 7 in memory location SYSCLK
which will represent the actual day of the week. The next address location (SYSCLK plus 1) contains the minutes (0-59) in BCD format.
The next address location SYSCLK
plus 2 contains the hours of the day in BCD
format (00:00 23:59).
The system clock area including these three memory locations (SYSCLK, SYSCLK plus 1, and SYSCLK
plus 2) are set or written into by the interrogation of the real time clock by the executive. Every sixty seconds the real time clock is interrogated and the value of the system clock will change to the next minute. It will also automatically change the day as it goes from 23:59 to 00:00.
Scheduling changes are therefore based on the time represented in the SYSCLK area and this, in essence, is the purpose of the system clock.
Furthermore, the actual value stored in the system clock area is displayed on the console. Therefore a user will be able to read the value stored in SYSCLK
at all times. The system clock area is modified every sixty seconds. This sixty second period is determined by counting sixty clock pulses generated by a pseudo clock interrupt.
A pseudo clock interrupt is utilized so that the executive will not be tied up reading the real time clock every second. The pseudo clock interrupt provides a flag to the executive every sixty seconds to advise the executive that sixty seconds have elapsed. The executive then updates the SYSCLK
storage area in response to that flag and does not have to constantly count pulses from a real time clock. The pseudo clock interrupt is also used to lS count down various system timers such as the telephone timer which specifies a twenty second maximum length telephone connection between a remote user and controller 50. A flow chart of the interrogation of and updating by the pseudo clock interrupt is set forth in FIGURE 23.
Referring now to FIGURE 23, there is shown a flow chart of the timer task showing the updating function of the pseudo clock interrupt. This task is called from the main executive every one second. Each time this task is called, the sixty second timer is updated. It is then determined whether the sixty second timer has timed out. If so, the sixty second timer is reset. The real time clock is then read and SYSCLK is set.
However, if the sixty second timer has not timed out, the display is updated and the TAPBAD flag and battery checker are interrogated. If the D0 or Dl bits of the SYSERR flag are set to a logic level 1, a SYSERR is enunciated on the console. In other words, during each one second period, if the 60 second timer has not timed out, the disposition of the tape and battery checker are determined by interrogation and the result displayedO
Also, during every one second pseudo interrupt, the 20 second telephone timers are updated. If 20 seconds have time out on a telephone timer, the telephone associated with the timer is hung-up, freeing the line for access by other users.
when a telephone is automatically hung up, the telephone is automatically hung up and the TELUSE flag is cleared. In the event that there is a time out of the twenty second telephone time and the telephone is not in use or if there is no time out of the twenty second telephone timer, control is returned to the executive.
LINUSE is a flagword indicating the mode of use of data line 58. Mode 1 indicates that the line is in a receive mode. Mode 2 indicates that the line is in a transmit mode. Mode 3 indicates a bad preamble. Mode 4 indicates that the line is free, Mode 5 indicates that the line is stuck in a low impedance (short circuit) condition.
CHECKSUM is a means for checking the validity of contiguous block of memory and is applied to the pattern storage block (PATTERN CHECKSUM), the schedule (SCEIEDULE CHECKSUM), the sector (SECTOR
CHECKSUM), the switch (SWITCH CHECKSUM) and the priority (PRIORITY CHECKSUM). Each CHECKSUM location contains a summation of the values of all of the bytes in a block of memory associated with that CHECKSUM
location. The CHECKSUM associated with each memory block (pattern, schedule, priority, and switch) is in the last two memory locations of the memory block.
The value of CHECKSUM is represented by the 2's complement of that summation. Each time a word of memory is added to a memory block, the value of CHECKSUM for that memory block is updated. CHECKSUM
is a 16-bit, modulo 64K summation Periodically the executive causes the values of all words stored in a memory block to be summed. This summation is added to the value stored in the CHECKSUM location for that memory block. If the resulting sum is zero (the 2's complement value is stored in CHECKSUM) memory integrity is established. The CHECKSUM task is periodically called for by the executive. If a CHECKSUM check indicates that a memory failure has occurred, there is an indication to the user on the main console of controller 50 that there is a data memory failure. In addition, it causes an automatic reload of the data start on magnetic tape. The magnetic tape contains the machine information entered for all data initially acquired through the mark-sense card reader Referring now to FIGURE 24, there is shown a diagram of the various memory storage areas associated with controller 50. ROM 402 storage is located from hex address 0000 to 3FFF and contains the logic functions defining the operation of the entire system. The firmware stored in ROM 402 includes the executive and all specific tasks to be performed in the procession of user deflned data in order to deterlrline the appropriate commands to be sent to transceiver decoders 56, perform system maintenance, etc.
RAM 404 storage is located from hex address 4000 to the hex address BFFF with user defined data base stored from hex address 4000 to the hex address just below BE40. RAM 404 contains the user entered data base which adapts the system to the user's specific building requirements. This data base entered by the use of the mark-sense card reader 52 and is redefinable as desired. The data base includes definitions of sectors, patterns, priority erase æ~
times, switches (including condition responsive switches) and schedules.
A scratch memory area is located from hex address BE40 to BFFF and is used for the temporary storage of data required for system operation. A more detailed breakout of the memory locations of RAM 404 is shown in FIGURE 25.
The format of each data area in R~ 404 is defined by the program code for microprocessor 400 (Appendix B) and such formats are automatically realized by the user when data is input via mark-sense cards or by interactive keyboard inputs. The format of each of the four types of mark-sense cards is shown explicitly in FIGURES 33a, 33b, 33c and 33d.
Referring now to FIGURE 25, from address ~000 to hexadecimal address 5Ell there is a PATTERN STORAGE AREA. In this area, information related to the individual status of relays required for a particular pattern is stored by the user.
Moving "up" into the memory toward higher addresses, there is a PATTERN CHECKSUM VALUE storage area Rich serves as a check on the data stored within the PATTERN STORAGE AREA. Next, there is a ~JAIN
SCHEDULE AREA which includes user entered data related to the scheduling of various sectors and patterns.
The MAIN SCHEDULE AREA includes the normal seven day-week schedule based on a 24-hour day.
Above the MAIN SCHEDULE AREA is a memory area devoted to an ALTERNATE SCHEDULE-l (8th DAY) and an ALTERNATE SCHEDULE-2 (9th DAY) which provide for alternate schedules selectable by the user. These are typically used for holidays and other special days out of the normal 7-day schedule. These alternate schedules are used when a temporary scheduling requirement is needed. By maintaining these alternate schedules, it is not necessary to alter the normal day UP .~
ye of the week schedule for a special occasion. The ~th and 9th day alternate schedules are switch selectable by the user from console display 415 (see FIGURE 19).
Above the alternate schedule areas in ROM 404 is a SCHEDULE CElECKSUM area which provides an arithmetic check of the data storage in the entire schedule area.
Above SCHEDULE CEIECKSUM is a memory area devoted to sector definitions called SECTOR DEFINITION
AREAu In this section there is stored user entered data defining the group of relays to be in each sector. As stated, sectors may overlap. Any number of overlapping sectors are permitted. If a particular sector number is identified either by an automatic schedule change, a user telephone request, a switch:Leg activation, or a keyboard entry, this region of memory will indicate which relays are included within the sector called for and thereby indicates a specific area to be controlled. Above the sector definition area are the SECTOR CHECKSUM bytes which is an arithmetic check to assure that data entries of the sector definition area are correct.
Above SECTOR CHECI~SUM is a SWITCH DEFINITION
AREA which contains user definitions of switchleg and transceiver numbers. Using this section, controller 50 can identify which relays are desired to be affected by each switch command from a user. This is achieved by associating each "programmable" switch with a sector number defining the particular area to be controlled. A SWITCH CHECKSUM area above the switch definition area provides an arithmetic check on the data bits within the switch definition area.
Above SWITCH CHECECSUM is a PRIORITY ERASE TIME region of memory. In this region, user stored priority erase times are entered. The following is the hierachy of user control:
- Manual - Priority Sector Override (Automatic Mode) - Switchleg actuation or telephone - Non-Priority Sector Override (Automatic rode) - Switchleg actuation ox telephone - Schedule Override - Schedule A command by the user when controller 50 is operating in the manual mode overrides any automatic control.
However, in the automatic mode, there is a distinct hierachy of control as set forth above When a priority erase time occurs, any memory of a priority override is erased and normal scheduling is executed.
However, the override will not remain in effect forever. A priority erase time is specified so that eventually normal scheduling will again take over. In this manner, a user does not have to be concerned with removing his priori-ty override. Above the PRIORITY
ERASE TIME is a PRIORITY CHECKSUM REGION for providillg an arithmetic check on the data stored in PRIORITY
ERASE TIME.
Above PRIORITY CHECKSUM is a CODED area containing a sequence of binary information that it is read at predetermined intervals for the purpose of checking memory integrity. The pattern of information is selected such that if power were lost, it is unlikely that the sequence would re-establish itself identically after a power return. Thus by checking this sequence it can be determined whether RAM 404 contains invalid data requiring a new input of user defined data (magnetic tape, mark-sense cards or manual entry).
Above CODED area is a CURRENT RELAY TABLE
which indicates the current status of all relays in the system, i.e., their open or closed condition.
When controller 50 is required to poll the system to determine the status of a relay, it can consult this region of memory which is updated each time a relay is instructed to change state. Above the CURRENT RELAY
TABLE is a PRIORITY OVERRIDE area. The PRIORITY
OVERRIDE area m~ntains a list of all priority overrides in effect on each relay. The addresses indicated on the right side of the figure correspond to the hexadecimal address of the particular memory locations or range of memory locations. Appendix B
sets forth the firmware using these memory locations for data storage and processing.
Re-ferring now to FIGURE 26, there is shown a flowchart of the executive program (Appendix I) of controller 50.
The executive is utilized for control of the system when it is operating in the automatic mode.
The executive is, in essence, a loop of a sequence oE
instructions which periodically calls for each of a plurallty of tasks to be performed. These tasks relate to system maintenance, and the processing of data to perrorm relay state changes as rec~uired and other load control functions.
The executive first checks a system error status flag SYSERR. Data bit D2 is examined in order to determine whether or not there has been a memory failure Ir a memory failure is indicated by a logic leve] "l" in data bit D2, a bootstrap loader takes control ancl causes the entire system to be re-initialiY.ed and all data to be reloaded through magnetic tape device 72. On the other hand, if no memory failure is indicated, data bit D2, is a logic level "0" and the executive calls LINCHK in order to have the data line checking tasks performed.
In the data line checking section, the LINUSE flag specifying a particular state of data line 58 specifies a specific task to be performed.
The LINUSE flag indicates one of five possible states ~2~
of data line 58, as will be discussed in detail hereafter.
After performing the data line checking tasks, the executive checks the one second pseudo clock interrupt. The executive acknowledges and clears this interrupt and performs the following task. when the pseudo clock interrupt is acknowledged system timers, such as the display timer and the 20 second telephone timer, are updated. These timers are essentially count-down timers that are pre-set to a specific time out and are decremented by servicing the pseudo clock interrupt As shown on the executive flowchart, if the one second pseudo interrupt is enabled, the interrupt is cleared in order to set up for the next pulse.
The next task performed by the executive is the telephone servicing. If the TLSERF flag is present, there is an indication that a user has telephoned controller 50 and keyed in appropriate instructions for adjusting his lights. In eSSeIICe, this flag indictes that remote control data has been entered and that it is now appropriate to process according to the command entered. If the telephone service flag is set, telephone service is attended and relay data is sent in accordance with the telephone request to the central controller 50. After the appropriate action has taken place in accordance with the user entered instructions, the telephone service flag is cleared and control returns to the executive.
In this preferred embodiment, the telephone command results in the state of relays beiny affected. This relay state control results from the remoter user specifying a sector number and a pattern indicating the area controlled and the desired states of relays associated with what area.
After servicing the telephone line, the 2~
executive then checks the data line by performing the line check task by accessing the LINCHK section.
There are several line checks throughout the executive program because the checking of the dat:a line is an extremely important function. Communication between controller 50 and each of transceiver decoders 56 requires a data line 58 that is not impaired in any way, i.e, stuck either in a shorted or high impedance mode, etc. Also, the executive must check data line 50 often enough to insure that information transmitted asynchronously by a transceiver decoder 56 is not missed. A separate flowchart details the line check task.
After the line check task has been performed, the system clock SYSCLK is consulted.
SYSCLK refers to a reyion of memory storage wherein the system clock information is stored. As set forth in Table 4 the SYSCLK memory location stores a day of the week number 1-7 (a 0 in this location indicates that the clock is not set). The next memory location above SYSCLK, known as SYSCLK +l indicates the time in minutes from 0 to 59 in binary coded decimal format.
The next address location after SYSCLK +l is known as SYSCLK +2 and stores the hour of the day on a twenty-four hour cycle from 00:00 to 23:59, also in BCD format. If the system clock is set, i.e., there is information in the SYSCLK memory location, the clock is interrogated to see whether or not it is time to execute a schedule change. If a schedule change is called for at the time appearing on the system clock, then the schedule change is executed or is serviced.
A schedule service is dispatched by the executive if the schedule service request flag, PATR~F, is set. A
schedule is serviced or set when the executive checks the status of the schedule. The schedule status is checked by comparing the next actuation time of ~2~
service stored in the SCHEDULE area of 404 pointed to by a schedule pointer with the system clock SYSCLK. It may be possible, after a lengthy power outage, for the system schedule to be significantly behincl the system clock thereby calling for a "catch-up" during which several schedule changes would take place. The system would cycle throuyh all schedule changes updating relays with each such schedule change until the schedule is justified with respect to the system clock.
After all schedule changes have taken place and the system schedule is caught up to the system clock, the executive then reads the state of an auto/manual switch located on console display ~15.
Auto/manual switch is user operated for determining whether the system will be operating in the automatic (under the control of the executive) or manual (data entered via t}le keyboard) mode. If the manual mode is selected, then controller 50 leaves executive control and is operating under keyboard control only where a console operator is required. Elowever, if the manual mode is not selected, control remains in the executive and continues to check the status of the phone lines.
The phone lines are checked by first determining whether or not a telephone is ringing. If a telephone is ringing, the telephone is answered and the telephone use flag TELUSE. is set with a telephone timer limiting the length of the call. It should be noted that the telephone use flag TELUSE is different from the telephone service flay TLSERF. The telephone service flag is activated after there has been a telephone service request, i.e., the user has keyed in the appropriate sector and pattern information and then hit the pound sign on his telephone keyboard.
This indicates that the remote user has entered data into controller 50 and it is appropriate for controller 50 to process that data and determine the appropriate relays to be pulsed. The telephone answering block has been expanded into a separate flowchart detailed in FIGURE 24.
Referring now to FIGURE 27, there is shown a flow chart of the telephone answering task. When the telephone is answered, in addition to setting the TELUSE flag, the 20 second telephone timer is set.
This timer gives each telephone user 20 seconds within which to enter data specifying the sector to be controlled and the desired pattern indicating relay states and to then hang up the telephone.
Referring back to FIGURE 23, after checking the telephone lines, the executive determines whether a relay status requires verification. This task assures that a relay has in fact assume the state to which it was commanded to attain. A transceiver decoder 56 and all its associated relays are checked after any command to alter the status of any or all of those relays. There are two separate and distinct relay check tahles. One such table is utilized to check the status of relays which have been pulsed in response to a telephone request or switchleg request from a user. Such requests set a "1" in the D0 bit of the relay check flag ÆLCKF. The other relay check table is utilized for the checking of the status of relays affected by normal scheduling changes. A
normal scheduled change places a "1" in the Dl bit of the relay check flag ÆLCKF. Two separate and distinct tables are utilized so that relays can be checked quickly which have been the subject of an override while reserving the checking of relays pulsed in response to a normally scheduled change for a time when controller 50 is free of more pressing tasks. If the relay check flat ÆLCKF has been raised due to an override request, the relay state is verified for each of those transceiver decoders 56 tllat were subjected to the override command. If all relays are in the proper state no further action is required. However, if a relay or relays have not assumed t:he appropriate state, the instruction to is retransmitted in an attempt to correct the status of the relay or relays that have not assumed the appropriate state. In the event that a transceiver deccder 56 fails to respond to the controller 50 interrogation, it is said to have malfunctioned. The information that a transceiver decoder 56 has failed is put into a failure table.
when a failure occurs, an enunciation (the flashing of the word "FAILURE" on display console 415) takes place to alert the console operator of the failure. The failure enunciation not only indicates that a failure has taken place, but also tells the operator whicn particular device has failed. Thus, the device can be replaced promptly.
After the executive has processed or checked transceiver decoders 56 in the check table or has retransmitted appropriate information to transceiver decoders that have not responded properly to a command, the executive then checks the system error flag SYSERR. A logic level "1" in the D0 bit of SYSERR indicates that data line 58 is stuck in a low impedance mode (short circuit). A logic level "1" in the Dl bit indicates a transceiver decoder 56 failure. If either of these bits are set, a failure message appears as a flashing signal on console 415.
After failures have been attended to, the SYSERX flag is again checked to determine if there remains any failure condition. If the system error flag indicates that there is a transceiver decoder 56 failure, the controller assumes that no other activity is going on and it checks to see if the transceiver decoder has come back on line (perhaps power had æ~
failed and was restored). If the transceiver now responds, it sets the associated the relays to the proper state, and the SYSERR flag is cleared. After the system error check, the executive checks on its memory and hardware.
The executive check of its memory and hardware is a low priority check and it occurs only when the controller is in an inactive state or idling state as indicated by other flag words. In order to check memory and hardware, the CHECKSUM tasks are executed. The check sum task performs a mathematical summation of data bits to determine whether a data bit has been dropped. Because the check sum routine takes a relatively long time, controller 50 would be in danger of missing a switchleg command transmitted over data line 5~ from a transceiver decoder 56.
Therefore, while memory is being checked in the check sum routine, the data line is frozen by entering a bus freeze condition. In the bus condition, data line 5 is maintained in the low impedance state. Therefore each transceiver decoder 56 thinks that it is being accessed by another device and stops transmitting.
Thus all data transfer is inhibited. While in this hold condition, a transceiver decoder 56 holds its data and as soon as the data line is free, attempts to transmit it to controller 50 at which time the controller will be prepared to receive the information. This data line freeze guarantees that no data will be lost.
Telephone Referring again to FIGURE 27, in describing FIGURE 1, it was stated that a user could access controller 50 via standard telephone 66 coupled to controller 50 through a telephone data set 64. In FIGURE 17 it was noted that telephone data set 64 was in turn coupled to telephone interlaces 420, 422 ~2~ æ~
and 424 of controller 50. The flowchart set forth in FIGURE 23 details the actual telephone answering procedure conducted by rllicroprocessor 400 so that data from a user will be acquired by controller 50 and executed upon. A telephone instruction from a user results in a cornmand being sent to an appropriate transceiver decoder 56 coupled to a relay desired to be affected.
When a remote user calls controller 50 from a telephone, the telephone gets a ringing signal icroprocessor 400 checks the telephone status port and reads that port. It simply looks at the signal status of the ring indicator line, RI, from a data set 64 to determine whe-ther a telephone is ringing.
This is achieved by microprocessor 400 checklng a ring indicatox for each of telephone interfaces 1, 2, an . If a ring indicat:or shows that a -telephone is ringing, that telephone interface is tripped by sending a signal onto a standard telephone trip circuit over its data terrilinal ready line DTR (see FIGURiiS 1 and 18). The answering of a telephone sets a timer to 20 seconds. After 20 seconds, microl~rocessor 400 hanks up on the remote user if the call has not been completed. This ensures that no user wiLl be able to tie up the telephone interface circuitry to the exclusion of other users. After tripping the ringing of a telephone, a TELVS~ flag is set illd.i cating to -the exeelltive that there is a telephone call in progress and an interrupt is enabled. This interrupt is coupled to the data present line DP of data set G4 and is active each time a user enters data. Control is then returned to the executive. If the status of the telephone is checked and it is determined that the telephone is not ringing, control is immediately returned to the executive. The telephone status check and answering task set forth in the flowchart of FIGURE 23 is returned to periodically as are all other tasks called for by the executive. The executive causes microprocessor 400 to turn its attention to each task sequentially and then begin its task list all over again. In the case of t'ne telephone answering task, once a telephone has been answered and a user is on the line for 20 seconds, the executive enables an interrupt circuit which will monitor the telephone and allow the executive to go to other tasks. When the telephone user enters data the executive is interrupted so that the data is read in for subsequent processing. This is done for each telephone data entry until either a telephone timer timeout or a pound sign "#" is entered or the telephone user hangs up prematurely, indicated by the status of the DSR
line from data set 64 when a call is terminated.
Microprocessor 400 reads the telephone data input and then goes back to its other tasks. Thus, there is no need for continuous polling of the telephone. Up to three telephones can be answered simultaneously and 20 seconds will be given to each caller. Of course, any number of telephones can be used to call controller 50 however, only three telephones can be answered simultaneously. Controller 50 is coupled to the public telephone lines via data set 64 so that it can be reached by any telephone in the world. Data set 64 is suitably an AT&T type 407A data set which couples a telephone to telephone interfaces 420, 422 and ~24 of controller 50.
Referring now to FIGURE 28, there is shown a flowchart of the telephone maintenance function.
Periodically the telephone status is checked by looking at the TELUSE f lag i f the TELVSE f lag indicates that a telephone call is in proyress, the telephone line is examined to see if the call is still in progress or if the user has hung up the telephone If the user has hung up the telephone the call is aborted and the TELUSE flag is cleared. l~owever; if the telephone line is still in use, the 20 second timer is checked. If time is out, i.e., the 20 second period has elapsed, the call is aborted and control is returned to the executive. However, if time is not out, control is again returned to the executive and the telephone line will be checked again in due course.
Referring now to FIGURE 29, there is shown a flowchart of the telephone decoder task. After a telephone has been answered, a beep of approximately one second in duration will appear on the line to advise the telephone user that the telephone has been answered and is ready for data. Typically the user will enter data calling for a specified sector number to have its relays placed in the status called for by a specified pattern. The user enters in numeric form a sector number which could be his room number or telephone extension number (whatever was originally programmed into the data base) that uniquely defines the area to be affected. The sector may include one or more relays anywhere in the system. After sector and pattern information have been entered, a final signal digit, the pound sign, is entered by the user specifying that all data have been entered. In essence, the depressing of the pound sign acts as a command to controller 50 that it should act on the data previously entered by this user. then the pound sign is depressed, the telephone is automatically hung up and cleared for use by the next caller. This is accomplished by the automatic clearing of the TELUSE
flag and causing the DTR signal to be inactive. Then, the data entered by the caller is decoded. This is 5 the point at which the flowchart in FIGURE 29 begins.
An area of memory is set up and the binary 2~
equivalent of the sector number calculated and placed therein. This number is saved until the pattern level is located (one of 32 patterns) a check is then made to see if the data is valid if the date is not valid the action is aborted and control returns to the executive. However, if the data is valid a telephone service flag TLSERF is set. The TLSERF indicates to the executive that a telephone user is requesting service and that a complete sector number and pattern number have been entered. Using sector information, controller 50 determines wllich relays are to be controlled. Using pattern information, the states those relays are specified. This decision making process is started when the executive recognizes the TLSERF flag. The telephone service is detailed in a flowchart in FIGURE 2~3.
Referring now to FIGURE 30, there is shown a flowchart of the telephone servicing task. The TLSERF
flag indicates to the executive that a telephone service is requested. The executive recognizes the telephone service request flag TLSERF and immediately takes up the task of telephone service it proceeds to process the sector number and determines which transceiver decoders 56 are affected. At leas-t one transceiver decoder 56 is be sent a command to actuate a relay. Of course one sector number can control multiple transceiver decoders so that it may be necessary to send commands to more than transceiver decoder. By processing the sector number, controller 50 determines what loads are to be controlled. It must also determine what state each of those loads is to be put into. This is determined by the pattern number. A pattern defines all of the relays for a particular transceiver decoder 56~ If there are 16 relays for a particular transceiver decoder 56, the "on" or "off" condition of each relay must be defined. Thereforè, processing the sector and pattern numbers determine the unambiguous status of each relay to be affected. After the sector and pattern numbers have been processed, the information is executed and the appropriate control sent to a transceiver decoder 5~. At the same time, a relay check flag RELCKF is set for each transceiver decoder 56 to which a command has been sent. This relay check flag tells the executive that later it is going to have to check the status of the relays associated with that particular transceiver to make sure that the relays have been affected and are in the proper stated called for. By the use of a flag, the executive doe.s not need to divert its attention to a check of the relay status immediately but can wait until it is not busy with another task Data Line Maintenance As part of data line maintenance, controller 50 periodically checks data line 58 to insure that it is operating correctly (information flowing or capable of flowing as required). The line clleci~ task is called for by the executive with the fla~word LINCHK. The status of data line 58 is recorded in a scratch memory location known as ~5 LII~U'.E. LINUSE contains the disposition of the data line and indicates five different modes or states of tlle date line:
1. receive mode, 2. transmit mode, 3. bad preamble (abort),
4. line free (clear), and
5. line stuck (low impedance state).
The line check task to be performed will be based upon the mode indicated by LINUSE. The line check task sets LINUSE in a particular mode and it receives and processes switchleg information as well as maintain ~2~2~
the integrity of the transmitter, receiver, and the data and attempts to maintain the line free of any problems. The term LINCH~ refers to the source code of the subroutine for this task called for by the executive.
Referring now to FIGURE 31, there is shown a flowchart of the entire line check task. When LINCHK
is called from the executive, the line use flag is examined and the value of the line use flag is loaded. The line use flag indicates one of the five modes discussed above. It describes the past state of the data line or the disposition of the data or transmitter receiver circuit shown in FIGURE l The first decision is whether or not line is free. If the line ls not free, it must be determined whether or note the line was in a transmit mode the last time the line check task was carried out. If the line was in the transmit mode, then control is returned to the executive so that it can finish the transmission However, if the line was not in a transmit mode, it must be determined whether the line is stuck. If the line is not stuck, then it must be determined whether there was a bad preamble. If there was no bad preamble, then the line must be in a receive mode and data is received.
Returning to the decision regarding whether there was a bad preamble, if the line is in a bad preamble state then it must be determined whether or not the line is free. If it went free, then the line use flag LINUSE is reset to reflect that line is in a free condition. If the line was not free, then return is controlled to the executive. No data can be received because the data rate is not known. Data cannot be received until the line is free and good preamble sent so that syunchronization can take place.
Referring back to the line stuck decision or three, if the line is in a stuck mode then there is a short on the data line. Therefore it is necessary to blow a fusable link on the transceiver decoder 56 that is causing the problem which removes the malfunctioned transceiver decoder from the data line. Therefore if it is determined that the line is in a stuck mode, a five millisecond pulse is sent down the data line in order to blow the appropriate fusable link.
Referring back to FIGURE 19, a data line clear is initiated by activating the Z2 strobe line and signalling on the D0 data line coupled to data I/O 418. A pulse coupled into optoisolator 456 effectively shorts a transistor 467 placiny a resistor 469 in parallel with the series combination of resistors 464 and 466. This causes an effective low impedance to the power supply enabling more current to flow through the data line (data line 58).
This clearing current is appropriately one amp which still does not exceed the power limiting specification required by the rational Electrical Code (NEC) for low voltage class two wiring.
After a line clear pulse has been sent down the data line, the line is again checked to determine whether or not it is clear. If fusable link 154 has been blown, the line will have been clear. However, if the fusable link has not been blown, the line will continue to be stuck. If the line has not been cleared, control is returned to the executive and the line use flag remains in the stuck mode condition. In this way, the next time the executive calls for the routine it will again note the line stuck condition and pulse the data line in an attempt to clear itself. This continous loop pulsing will continue until the data line has become clear and the line use flag is set to a bad preamble mode before control returns to the executive. The next time the executive interrogates this routine and it is determined that the line is not free, since the line is not stuck, it will assume that a bad preamble condition exists and will check the line for a time out into the line free mode. After the line is deemed free microprocessor 400 clears the line use flag LINUSE to indicate the free line condition.
If the line is free when the executive initially enters this task, the state of the data line is checked. It is determined whether line is being accessed by a transceiver decoder 56 or other remote device. If the line is still free the routine returns control to the executive. However, if -the line is being accessed, then a preamble is being received and controller 50 can determine the rate of data from the preamble. It is then determined whether a preamble error exists. If there is no preamble error, then -the data from a switchleg entry is read. ~-~owever, if there is a preamble error, it is deterMinecl whether the line is stuck in a low impedance mode, the line use flag LINUSE is set to indicate that a stuck mode exists (the D0 bit in the SYSERR flag is set before control is returned to the executive) or to indicate a bad preamble exists and should ignore the current transmission. Returning to the decision tree related to whether the line is stuck in a low impedance mode, the line use flat LINUSE is set to indicate a bad preamble and control is returned to the executive.
Assuming there is no preamble error, switchleg data can be read in. If reception is okay, the line use flag is set to indicate a receive mode.
When in the receive mode, no transmission can take place and data on the line must be received. Once data is received, it is determined whether the switchleg is valid. That is, if the switchleg data is validO If it is not, control is returned to the executive and the line is left in a receive mode. If the switchleg data is valid, the switchleg information data is processed, i.e., controller 50 grabs the data line away from whatever devices are using it and transmits a command immediately to the appropriate transceiver decoder 56. After the transmission, the line is left in a free state and control returned to the executive.
If the switchleg data was not valid, the line use flag is left in the receive mode and the next time the routine is executed another attempt will be made to read the switchleg transmission data. If it cannot read the data, it must be determined whether the line is stuck If the line is stuck, the line use flag is adjusted to so indicate and control is returned to the executive. If the line is not stuc]c it is determined whether or not the line is free. If so, the line use flag is set to indicate the free line status and control returns to the executive. However, if the line is not free, then synchronization has not been achieved and control is again returned to the executive with the line use flag indicating that the receive mode is in effect.
Relay Check Len a command is sent to a particular relay pursuant to a telephone request or a switch activation, the RELCHK flag is set. Only two bits of an 8-bit byte are used. Bit D0 indicates that it is appropriate for controller 50 to check the status of relays which have been pulsed in response to a switch or telephone request. Bit D1 indicates that it is appropriate to check the status of relays that have been pulsed in response to a schedule change automatically occurring in accordance with the time showing on the real time clock. The use of two separate data bits allows a more leisurely check o relays automatically pulsed for a schedule change. It is not necessary to divert the attention of the executive to these routine checks. However, the executive is interrupted when a telephone or switch request by a user pulses a relay. The D0 bits indicates that the status of the affected relay should be immediately checked to make sure that it has been switched. If it has not responded to the users override instruction, another pulse is immediately sent to attempt to trigger the relay again.
Priority Override Under normal scheduled control (automatic mode), the change of status of each relay is controlled in accordance with the 7-day-24-hour schedule stored in the main schedule area of RAM 40~.
For example, the schedule may call for Wednesday, G:00 PM, lights out in sector 712. If the user controlling sector 712 which has been given priority status (which is entered on the mark-sense card at the time the sector definition is made), the user will be able to inhibit the upcoming schedule change from affecting the priority overridden sector by placing a telephone call to controller 50 in advance of that schedule change To establish a priority override the remote user has been assigned a priority sector calls controller 50 by telephone and indicates that even though his lights are scheduled to be turned off at 6:00, they should remain on when the rest of the normally scheduled chanses occur at 6:00. When a priority override is in effect, norrnal schedule changes will not affect the status of the relays controlling the overridden sector.
The priority overrides can be cleared. The inhibiting of an up-coming schedule change can be asserted for sectors that have been overridden which have priority status. For non-priority sector overrides, the override is not retained. Of course, the current state of all relays is retained even for non-priority overrides. However, a subsequent schedule change will affect areas that have been overridden by a command to a sector having non-priority status. Only commands to a priority status sector can override a previously overridden priority status sector until the priority erase time clears all present priority sector overrides. A
previously set priority erase time will automatically remove the priority request at a predetermined time.
For example, if the previously set priority erase time is 8:00 Pal, and the user takes no specific action to cancel his 6:00PM priority override of the schedule lighting change, then his lights wil automatically go out at ~:00PM, the priority erase time. The priority erase times are stored in RAM 40~ between address B266 and B276. The priority erase times are specified at the same time that priority status is assigned to a sector by the user. However, a separate priority erase time is not defined for each sector number.
Thus, at the priority erase time, all priorities entered by all remote users for all sectors are erased. If a priority override is required the next day, it must again be specifically requested by the user. This feature is advantageous for energy savings because if a user forgets to turn his lights out after overriding a scheduled lights~out change, his lights will not remain on all night or all weekend, but rather they will go out at the priority erase time.
Thus, the building or office complex is constantly forced back into automatic schedule and specific action or scheduling change commands required by the user to alter that schedule.
Alternate Schedules .
then the system is operating in the automatic mode, it is regularly checking the real time clock 410 in order to determine when a program schedule change should be executed. These schedule changes are instituted in accordance with a particular day of the week and particular time of the day, based upon a twenty-four hour clock. While the system is operating in the automatic mode, it is also processing telephone requests and remote switchleg overrides. In addition, it is also performing self-diagnostics as will be further explained. In the manual mode (automatic and manual modes are switch selectable from the console of controller 50), all functions are entered via the keyboard through keyboard display interface ~14. The system cannot operate in both the automatic all(l manual modes at the same time. In the automatic mode, no user interaction is required.
However, user initiated telephone requests for priority overYi(le and switches will be responded to.
In the ma rll mode, the system does not answer or service any telephone or process any remotely actuated switchleg~
ln addi tiOIl to the main schedules entered for the sevcn days of the week and the twenty-four hours of eacll day, special days, such as holidays, may require a special schedule. During those times, there are two alternate schedules available providing a limited amount of scheduling capabiljty without destroying the ;c]-e~lules store(l corresponding to the main schedules. Schedule override, circuitry is provided such that three possible schedule overrides exist. These are knwon as eight day override, ninth day override and schedule off. In the schedule off mode, controller 50 will not respond to any predefined schedule but will respond to remote switchleg activation and to telephone requests. Thus, in the schedule off mode the system becomes a fancy l'switch".
The eighth and ninth day overrides are provided respectfully in RAM 404 addresses 710B
and 71AD. There are 32 entries per alternate schedule available.
Once an eight day override is enabled, there is in place a twenty-four hour schedule specified by the eighth day override. This twenty-four hour schedule will be continuously repeated until cancelled. There is no automatic sequencing back to the normal schedule until the eighth day override is cancelled. The normal schedule will continue to default to an override schedule each and every day.
Eighth and ninth day and off schedule overrides are switch selectable at the console of controller 50. Referring back to FIGURE 17, the eightll day, ninth day, and off schedule overrides are shown as inputs -to an optoisolator 412 coupled to the data bus of controller 50. Optoisolator 412 impresses tlle eighth schedule override on line D0 of the data bus, ninth day override on line Dl of the data bus and the schedule off override on line D2 of the data bus.
The use of schedule overrides provides significant advantage in that flexibility is provided for handling special situations which occur from time to time without having to redefine and reload the entire memory.
Dyrla ic Allocatlon of _ttern Data Referring now to FIGURE 3?, there is shown a diagram of the dynamic storage of pattern data in Rail 404. In prior art load control devices, each pattern was assigned a specific amount of memory regardless of the number of relays defined by that pattern. Thus, a pattern including two relays took up as much memory room as a pattern including 30 relays.
Under the fixed allocation arrangement, each pattern would have a base address which would be added to some ~2~ 6 relative address to find the absolute address associated for a transceiver in a particular pattern.
~liS type of arrangement is very wasteful of memory space. The present system utilizes a dynamically allocated memory. In the dynamically allocated memory, there is no fixed amount of memory space dedicated to each pattern. Rather, if a particular pattern defines the status of fewer relays and transceivers than does another pattern, then it would occupy less memory space. In order to determine the location of each pattern from its preceding pattern, a bit of information is included in the pattern specification which indicates the number of bits of data within that pattern. Thus, if pattern 4 is being cons-llted, the bit indicating the number of data bits is added to the address pattern 4 to yield the address of the beginning of pattern 5. Thus, the pattern table can be scanned readily in order to determine the states of a relay in any pattern. Patterns can be e~pa!lded or contracted as long as the number of bits designated in the total bit byte is amended to reflect the new size of the pattern definition.
~Cexboard Referring now to FIGURE 34, there is shown a schel;latic diagram of keyboard display 411 and keyboard interface 413.
Microprocessor 400 interfaces directly to a user console via a keyboard interface 413 and keyboard display 411. The keyboard interface 413 utilizes a standard keyboard display controller integrated circuit 502, suitably an Intel 8279, which manages keyboard and display operations. Keyboard interface 413 further includes driver and decoder circuitry 508 coupled to keyboard display controller integrated circuit 502.
Keyboard interface 411 includes a - 12~ -keyboard 504 including a plurality of special purpose keys and a display 506 including a plurality of light emitting diodes (LEDs).
Keyboard display controller 502 is interfaced to microprocessor 400 via data bus 405 and control bus 403 with a strobe Z8 emanating from I/O Strobe 433. At predetermined times, microprocessor 400 issues commands that set keyboard display controller 502 to specific modes which affect the information displayed by display 506.
Furthermore, keyboard 504 is read by keyboard display controller 502 which in turn notifies microprocessor 400. In order for keyboard inputs to be read from keyboard display controller 502 microprocessor 400 must poll the status o-f lceyboard display controller 502. The polling of this status for recognizing keyboard inputs is performed only in the manual mode of operation where commands from the user console device are accepted.
Display 506 is refreshed automatically by keyboard display controller 502 thereby allowing a v matrix multiplexing display technique which reduces the number of connections to display 506 thus relieving microprocessor 400 of the time consuming burden of refreshing.
The multiplexing technique used to drive display 506 includes a 4-16 line decoder 510, suitably a 7~159, to select the column of up to eight LEDs to be energized. These LEDs form a digital alpha-numeric display for ennunciating failure conditions, system status, and prompt for interactive system definition inputs, e.g~, sectors, switches, patterns, priority erase times, and schedule. Once an LED column is selected by decoder 510, a bank of LED drivers 512, coupled to keyboard display controller 502 and receiving information therefrom, causes the ~2YC~2~26 - 1~3 -appropriate LEDs to be lighted Through stages of the definition procedure by the console operator, as well as system status and failure modes, the information displayed on the LEDs S is determined by microprocessor 400 instructed by the firmware set forth in Appendix B.
The user inputs to program display, clear, manual control, set the clock, read the status, load and store on tape and for each of the definition functions (pattern, sector, schedule, priority erase time, and switch) are provided in keyboard 504 and are read by a scanning X-Y matrix managed by keyboard display controller 502. The technique of scanning an X-Y keyboard matrix is similar to the X-Y matrix of the display described with reference to the display above. The scanning of the keyboard is achieved by selecting a column of keys and reading any that is enabled by depressing the appropriate key of the column selected of keyboard 504. The depressing of a key electrically connects a column line to a row line.
The column is selected by a 3-8 line decoder 514, suitably a 74156, coupled to the scan lines of keyboard display controller 502. As a column is selected and the row is read, the mechanical contacts of the keys of keyboard 504 are automatically debounced guarding against multiple contact readings.
Once a valid key is read by keyboard display controller 502 a flag word is set which is subsequently polled by microprocessor 400 indicating this event. The decoding of the actual key in the X-Y
matrix of keyboard 504 that determines if a pattern, sector, schedule, switch, priority erase time, is pressed is achieved in a look-up table provided in the firmware set forth in Appendix B.
FIGURE 35 is a perspective view of the console showing the display and keyboard.
Summary Therefore it is apparent that there has been provided an apparatus for distributed load control providing enhanced flexibility and consequent greater utility to the user.
Many unique features combine to produce a highly sophisticated user interactive load control system:
- use of a low voltage twisted pair data line for bi-directional communication;
- use of distributed "smart" transceiver decoders;
- use of a communication protocol and data format permitting data line arbitration among completing transceiver decoders;
- use of switchleg and ana]og input circuits for condition responsiveness;
- time dependent scheduling oF sectors defining a sub-set of relays and loads rather than scheduling of patterns;
- self-diagnosis of error and self-clearing;
- self-clocking synchronization for magnetic tape reading; and - mode control of transceiver decoders via function words in the data stream.
A It should be apparent thaw the apparatus an-l methods and articles which are described above provide great facility and flexibility in the con-trol of electric loads within a building.
In understanding the significance of some of the features which are incorporated in the system and apparatus, it is important to have an idea of the use of such a system from the point of view of a potential user.
In the first place the one feature of the system is that it is made up of components which are very susceptible to removal and xeplacement. The controller itself has basically two connections for a twisted pair of wires; it has a number of plug-in ports for accessories, such as card readers and it has the conventional power source which can be plugged into a convenient wall receptacle. To replace the controller involves simply a disconnection of the accessory plugs, the removal of the two twisted pair of wires, unplugging from the power source and replacement by another programmer which is the full equivalent of that which is removed. Similarly, the transceiver decoder units are built to include a board which can be removed from operation essentially as described in this application, and which can be removed physically from its container structure for replacement my an equiva:Lent transceiver decoder structure with a minimum of disconnection and reconnectic,n effort.
In other words, the system itself is made up of highly replaceable elements so that a user requires a minimum of maintenance and service in order to jeep his system functioning and in good order and providing the inherent capability which has been discussed above.
The factor of relatively low level of needed service is important in a system of this type because the user is not confronted with a level of complexity in dealing with the installation or in dealing with the substitu~iorJ of components which is characteristic of numerous other systems. From the user's point of view numerous features have been incorporated in the system which greatly facilitate the user installation and substitution of the components thereof with a minimum service requirement in putting the system to actual use and deriving the benefits including the economy and cost saving therefrom.
Another attribute of the system, apparatus and articles of this invention is that because ox the numerous elements discussed and described above, the system is highly interactive. By interactive is meant that the user communicates with the system through 5 interrogation and response and can adapt and utilize the system for the specialized uses to which his building is to be put. Such control includes furnishing and controlling energy distribution or supply within the building as well as in providing a 10 desired lighting environment around the building.
One of the unique advantages of this system is that the features as described above have been combined and incorporated in the system so that the user can directly enter his energy distribution and 15 control needs into the system and can establish control which is specially tailored to the user's particular building use and to the uses to be made of it. In other words, one of the results of the incorporation of the numerous features discussed above A 20 is that it makes it feasible for individuals who are not trained in the use of sophisticated control equipment to actually undertake and to establish control of the lighting within -the building to serve the tasks which are to be performed in the building 25 and to achieve cost saving economy in furnishing the energy needed for carrying out the tasks. This can be accomplished without the need for highly trained specialists to get the system working after it is first installed or to modify its operation after it 30 has been workiny. Because of the described features the user need not engage in complex forms of programming to make the system operate or to perform in accordance with particular needs of building occupants. This is significant to the user of a 35 building in that it is the user who has the greatest understanding of what the energy needs for the tasks - 1~7 -are.
The system does not exclude the employment of a specialist in energy supply and control and the system can be used by a highly skilled individual.
However, the highly skilled individual is not needed in order to initiate the energy supply and control within the building and in order to alter it to the changing tasks and pattern of tasks to be carried out. Skilled specialists are not needed to alter the energy supply and control when the building is to be used for other purposes.
ihat makes this great facility in initiating and modifying the supply and control of energy in a building are the numerous features which have been incorporated in the system as are described above.
For example, one such feature is a great facility in exchange of the individual units. Another feature is that such exchange will be a rare occurrence because of the great reliability which has been built into the system. One of the contributing factors to the great reliability is the sel-f-diagnostic features and the self-checking and automatic establishing of the most reliable mode of operation of the system.
Accordingly, it may be seen that the features which are combined in the subject invention are very significant in the combination provided in that they contribute significantly to the interactive control and supply of energy by non-specialists and directly by the building, occupants and operators and users.
The foregoing is true although the control and energy supply which is achieved is at a very sophisticated level involving the establishment of numerous economical and valuable patterns and changes in patterns with conditions and with time, Further, one of the additional novel aspects achieved because of the incorporation of the numerous unique features of the system, as described herein, is that the system can be fine tuned to the individual tasks performed within the building and to individual needs of the personnel who perform such tasks within areas of the building.
loreover, because of the combination of features and means to achieve these features as set forth herein, i.t is feasible for modifications to be made on an individual employee basis to provide optimum energy supply for the needs of the individual, but at the same time to optimize the economy of his use of energy and thus the overall use of energy within the building. This is illustrated, for example, by the accommodation to a "flextime" schedule under which individual employees operate at different schedules and where in a series of six adjoining offices there may be six different schedules to be followed based on the individual preferences of those employees who use the offices.
It is particularly significant that although the system may be used with such great flexibility, nevertheless, this can be accomplished by individuals making the changes in the schedules who tailor them to the needs and working preferences of employees on an individual basis and yet there is great reliability in the system because of the numerous features which are described above which contribute to such reliability.
One feature which contributes to the responsiveness of the overall system to individual needs and the needs for specific tasks is the feature as discussed above. The arbitration feature actually permits accelerated communication in a system which can have data signals generated from many sources for transmission over a single communication data link.
Such random accessing of the communication link by any of the numerous data sources is in contrast to the prior art schemes which depend on time consuming sequential polling A system such as that described can operate entirely by following a schedule, where there are no interrupts or overrides implemented by an parametric condition change or by a user override command. where the schedule has been constructed to achieve optimum economy then the cost of operation is minimized.
However, the criteria for optimum operation of the system is not operation at lowest cost. Father what is sought and what is made possible by the system as described herein is an op-timum use of a facility such as a building in the sense of both lower energy use but also in the sense of increased efficiency in use of the energy consumed to achieve the designated tasks within the structure. The significant gain in operation of this system is in facili-tating a highly interactive mode of opertion of the system so that individual uses of discrete portion of the structure can control energy usage in their respective position of the structure. Such interactive use is both by changing the overall schedule or condition responsive mode of operation and by overriding schedule or condition responsive operation of a position of a structure. Accordingly while increased energy use and increased energy cost may be incurred by overrides of schedule or condition response the efficiency of use of a part of a facility such as an office, conference room, cafeteria or the like can be accomplished.
Other embodiments and modification of the present invention will be apparent to those of ordinary skill in the art having the benefit of the teaching presented in the foregoing description and drawings. It is therefore, to be understood that this invention is not to be unduly limited and such modifications are intended to be included within the scope of the appended claims.
.
ROW COr)~: FOR ~IC~OCO~ R ] 0 0 ASSC)C~:D KIT ~R~SC~ DEC:ODER 5 6 eral Eerie C0~2~y, 1.579 A~ll~SS I~ATA ~n~ss OA A
,, .
Oil 0 1 A O{~Q 1 At 0~:10Z l3 . 001 .04 . Q~3 ~00~5 IS6 00~7 PA
t:~OQ8 5~ ooa~ 20 OQOA ~10 aoQs sa ~:)OI:~C 7~ al~;lD .5i~
OOc)r E 1 O ;Q B4 00i2 OF ~Oi3 5D
5~ Q~ l5 73 ~0~ 7 A 5~ . . 00 IB 5D
J I: 3D 00 L3:~ 5I:
~OIE 90 OOIF ~5 4S;~ 00~1 2i QOæ ~!0 0~3 84 OE12~ D7 OQ25 31 O 5 B4 00~ a ~2PJ I B 00~ 3!;, 0~12A OC 002i3- 7CI
2~: B4 ~02Q l 4 65~
OQ30 3C . OQ3 1 8~, 0032 Z~3 003 3 0034 7~
C0~6 F.-OQo l C)03 r ~3 00~ I. D 4 i D
OC4A A6 OO-.S
l?ES!; It . ADDR~i D~IA
005z 131 - 005~ ~7 GQ~4 81 C~5~ F4 Q05~ 25 OQ58 ~3 00~9 1:)0 OQ5A . 29 Q05B C5 01~5t 0~ 005F 6B
no 0061 ~0 0062. AE C)0~3 29 ~0~4 US 00~5 13E
aoOE~ 2B DD6:7 2!3 00~8 Q06~ pa B ~0 oo~ ) 85 OOCiE 2~ OQ6F 10 0070 E~j 0071 23 00~2 A l 0073 ED
COJ4 21~ aD7~ ~8 Ot~7~ IJ7 2~3 QOtE~ Al 0079 ED
.~07~4 25:) . 007E~ 8 007~:: 135 007D 62 01:):7E 6E~ 0C)7F 70 0080 !~ ~31 I D
C1~82 94 . , QQ~3 OF
0084 66 Q~i ~6A
OC)~i6 2~ . 01;1~37 F~F
8 SD . .~08g ~08A 6E C08B
~a8c 5D . 0081~ 64 Q0~3E 6~ 8F 20 Q~S~o O 9 1 5C
~5~ .~45 OQ93 t F
GO ~4 00~5 S~6 ~0~8 PA 00~ 2E~
OC~A 2~ 0098 2B
00~ 2B OUgO
E go ~B
.
. .
DAlA ADI~ ;. DA
00~0J~6 09A I B I
ûOA4.B j OQA~i Q~;
~X)A~SA6 . OOA:7 f I
~OA8 02 OtJAS' QC
OO~A 40 l:lO~EI B6 OOAI~l a OC)AD I C
Ot:l~F EC
Qt~B I DA
CIOE3~IZ QU83 B ' Of 2 Ol:~E36 ~4 00~7 UA
008~;~9 00~9 01 OQ13A~3C OOBB :29 -OOE~:~4 Ql:)8D 4C
CIOB 29 OOEIF 0 l 2 6~ - OOC3 ~8 C~OC~72 OGCS 5 l OQ~6 0 ~C7 18 52 ~C:S 7 i7 OOC8 7~1 OOCi:5E3 OOCD A6 (I 91 ODI::F D`
OODOl~tS GOD I B I
0~2 I D CIQ~3 I) . OOD~54 OOD5 74 CIC~D870 COO E3s5 OODA A7 t:l3DE3 US
GQ~C- 2~
C10~ . COnF 4~::
C~EO B7 OQ1 20 OOZ ~3 00~3 5Q
~OE4 ~O~t~Cl~ 3~.
3 !?4 GOrS? F
00.&~35 . COB 9~
0~ F8 QO~C:F 2g .
ES5 ~AI~ ADD2!~5S OAI~
OOF~I O OOF I O
OOF2 CQF::3 B;5 QOF~ 2B OF;; t: 7 QOF~i ~?9 QOE::7 8 ao~ 74 OF A
oe~ . 3 I OOF3 .84 UQFC ~8 t~OFD c59 O~FE I: QOEF ~2 5~` I O 1 70 2 9~ Q3 OJ
iA ox a a OID6 82 OI 0~ 5 0~3 01 Q~? 8 ~IC1 5~ 01 OF 9 -Ol.tt ~8 0112 ~SJ al J3 tS8 I l 70 - O I 15 E~6 4~ 0 1 I J
0II8 54 0115~ A6 A 8 l O l J 13 41 oI~r ~2 011D 51 01 IE 20 Al IF 7Ei 0120 Rio O 121 A6 olæ .81 F
0~2d, 34 0I25 So 0~26 FE l 2~ 90 DJ 282S;t l B O 1 2B
D 12~:~;E) O I2D OA
OJ 2E2.~5 012F JD
0 3 . 3;
C:1.13264 O t 33 6B
0~ I3~
01 3~ ~58 - O 1 37 67 l ~8 O OI 3~? CC
0I3~ ~32 01'8 12 I 3~ I) 82 ~0~ 3~ OF 0l 3F O
3'~
~?55 ~AIA ADDRESS I~ATA
'1 , 1:~1 4{) 82 to Q.l 42 50 Cl 1 43 A6 OJ ~$6 2B 0147 07 Ji 48 7E t;ll 4~9 g2 01 4A 1:14 Dl Y0 014C OF QI~D IE
Q~ 4E 29 01-4F CO
Ol~iO 2B l 5J 20 ~1!52 l ~53 50 Ox 5~ ;~8 .01 5::~ 0~
0 1 5~ 7 I S7 32 O 1 ~3 F6 . ~159 29 D~5h 0~ S)J~B Cl DJ5C 2~ iD IE
1~15}~ 50 015F 28 o~o 0~ 0~6 64 Q~
if 6b 7$ 01~57 5B
l 6E3 7~ , Dt ~59 57 .01 ~5A 5~ l 6B A~7 ~OJ~:: I A e~3~ . 74 If 50 016F A~5 0170 51l 01~1 IE3 03 72 30 01 73 5~
t:)174 FB 01~; 70 7~ 0~3 01 7 7 09 ~l7 C)l 7~ O . Di 7B 20 ~J.7C 2~ D
l JE 28 . 017F DJ
Q~R0 YE 1 81 64 5C ola5 OF
018~ æ Ot~7 IB
0 1~3~ I r Do ~9 29 01 PA 00 01~3 49 0113C I A f) 1~3F 74 ~D~5S lo DD~ 'SS OAl~A
~190 5~ ~191 lE3 01 ~2 ~;7 E)1 93 Z5 ~19~ ~J l:)I9~; 84 9~ 7 lA
~IgE3 . ~i7 ~119~ 68 Ol!~A 4~ CllgB 5 .t3Ig~ 81 019 QE3 l OF 37 01.4D S~4 . . if F3 01 A2 72 0 I A3 ~$4 D~A~ 6~ ~3A5 æ
Z9 ~A7 00 8 O I A5~ At OHM Fl OIAC ~57 OlAD 6~3 Dl~ ED Dl~: 12 O~E~O IF OlBl 5J
OIB2 At 0l ~3 9~
OJ B4 E4 f 1 85 ~7 ~1~5 2~3 .01 B7 ~4 FA I By? 90 O 1 8A O O I BP' I A
Dl By:: . 63 DlBD 6B
DtBE 70 01 ELF 56 Ox CD 21~ l C 07 O l oe 5~2 at .C3 2~
old ox S 92 Ox OIC7 0~
01~8 9;~ O 28 A 0~ ~3 CB 92 t Ql CF I F
0~1~ go . ~JDt ED
DII:3~! .68 ~ID3 ~3 ill D4 . 21 l Do O J 1:~6 I F 1:) l Do ~0 QID8 4D Oil Ql IDA 2 l O l ~)B .03 OIDC ~4 I DD 4 l ~IDF A QI~F l 8 ESS DAIS Al:!DP._SS Q~T~
off t fJlE4 lF 01 En OC
01~5 ED
~l~B Q3 ' 01~ l C) I EA ~1~B 1g Ox 94 ~1~3 3~
0~1~ 4E Q~EF 1D
OIFC~ 84 . O I 04 Qlf2 Zl 01F3 LI F~ I E l F~i 4C
O.IF~5 ~4 i~lF7 12 O F8 5D 01 F!~ 41::
~:IIFA 12 OIFB 12 OlF~: 22 9tFE I F
~:1200 51~ ~20 1 Q20Z PA ~203 4D
Cl;2C~4 5A 12~ D
0206 5B G20? 40 .02Q~ 25 0209 ~)4 02Q~ 9~ ~9~ 1 3 020~:: 84 .02DD 0 020E I 02DE: 00 0~10 ~3~ 0;~1 1 20 a2~2 30 0213 8~
0214 3~ OZ15 c O 1 6 ~4 ~2~ 7 5~::
awl 9 02 021~ 9~ D21B 29 OZJC 02 D21D ~::D
C12 1 E i2 1 F ~6B
~:S22~ 72 l .0~ 23 t:~0 ~æ5 022:~ fix OZ7 ~:2 C122~3 5~ 02~ ~9 02i~ 00 ~)22~ C.2 0 22C 28 02, D ` 0:~
0;~ E0 C122i~
~4DE~2rSS DAT~4 CRESS Or O;Z34 2A 023 5 6A
0 o 023C go 023B 5 no ~C~S OL: ~.Z3F 20 02~0 OF 024 1 50 0~242 :~0 ~43 0244 51 0:245 4A
OZ 46 5D 024~ 48 a24E3 5D ~2~?
~24A 6C ~2~B 4~::
~24S:: F~ 024D E I
a so C Q24F o Ç125¢ 1 l 02~i . 68 025~i 4A C12~J :~D
0~ Z59 5~) 025A tS4 025B eSr 4~ 2 1 1~25E O ~25F Z
02~0 C1 1 ID2~
.02~52 . ~7L) ~63 C2 ~Z~4 2~ A
0;268 rid 0269 6~
~:126A 6F Q26B 4f::
026~: 2 026D Q3 Of æ 02~- 04 ~JZ7!~ 1 90 0272 En ~3 . 02~3 0~14 6F no 02J~ ID 0277 9 r .78 8 l:~Z75~ Z I
027A .01 02 J i3 8-P
027~
027E 66 02?F SA
. . .
i ADDRESS DAl;A. ~DI:~E~;D.4.1 02~0 EC .0;2 1 0282 5; 28~
02~34 4D 1:~2 ~55A
a2~ 4B ~287 O
02E3~3 1 F .0289 94 ~8A ~2 02~B 4C
02~ 5E3 D2~D :Z9 ~2!;~0 2 I Q2g 1 94 l3292 B4 ~0293 BB
Q2!?~ ~6C .a2s C;go cl2s~
C~298 ~i6 02~!? 94 029~ æ ~29~3 ~58 7C D2~7D 50 f 72 029~
~2A0 PA 02A I ~;D
02A2 !~2 - 02A3 48 02A4 5D t:~A5 53 C12~ 6~ Ox 02A8 4C: 02AS' FO
Cl2AA E 1 ~2AB 5C
02.~C 2B 1~-2AD 06 l:l2AE CA 02AF 2 t:l2BO A8 ~12B I ~7 0;2E~2 28 02~3 06 02~ 9F 029~
D2~36 OA 02B7 20 0i?~38 I: S12E39 5 1:)2~ 6 3B g I
9~ O~B~) 3 02E3 .~ BF F-a2~:0 2s Q;~3 0.~ 02C3 2!?
4 tl2 ~2 ~2~6 6C ~2C~
~;)2~3 5C~ . Ox 3 ~2C; 5 1. 8 gO
02C:C D4 02CD 4A
02C~ 2 J 1~2CF oc lo; DAIA A~P55 DA~LA
02D6 94 O;?D3 E0 2DA 2A ~2DB C13 ~2D 3D ~2DD By n22 21:) ~2E I 5A
U Q~ 6 DZEB aB .C~2~8 5F
~2~ 50 ~:~2ED
0~ .29 02E: I Q2 02F4 20 - 02Æi AF
02Ff~ 2F5~ S 1 02F~ 25 02FB Q2 5A 02FF ~0 Q~GO ' Q30 t gO
~2 EZ C1~
~30~ ~SF 03Q5 C
030~ D - a30:7 030~3 OE ~L309 21 Q3Q~ L~2 83D~ 3 ~30e 1 l Q3aD ~8 Q3Gc 66 40 Q31D 5A . . ill I ED
Q~3;2 5}~ a3~3 29 031~ 2i 031~ 08 Q31~ ~4 D319 0~, f)3 1 A 6C 03 J E3 .~JCI
D3~C: F2 03JD 2 C13 ! E 02 1 -- 1~0 --AI~DR ~SS D.~ f ADnRES~i DAT.
~2 1:~32~ Of ~.~2~ 1 C325 I;
.a32~i 1 lot 032;7 S~$
032B 04 1:~29 68 ~2.~ 51~ 037E3 ~2 Q32C D 4r~
Q3~F: 52 0~ 4D
~3~30 53 l~'~31 .28 ~2 ~5 0333 A
?134 2:2 0 0336 i 03~17 2~
C133~ OG 0339 9F
Q33A ;~g Q33B ~2 ~3~ æ ~3~ 90 D33E A2 1:)33F Ye:) . Q340 RD ~341 ~.0 L1342 C ~0343 90 tl~44 F~ ~:1345 50 a34~s DA ll347 90 034~3 OEI 9 90 034A 0~ ~134B 9~
a34c 07 ~¢) ~.0 Cl3~E 2g ~234F ~0 a350 l 5 1 ~0 Ql~;2 06 0~53 2B
0354 06 û~ 5~ D9 03 56 ~4 0~15,e/ E3 Q?5~ P,,4 0355~ 21 03 5A ga 113~ 4 ~3.'5E . 12 a35F E3 Q3fS{) 2 1 ~3~5 1 03 Ci3~52 ~4 03~3 PA
t}~64 En . . Q361; 22 C~366 i7 52 C~3~ 4~ lo 53 C3~5C 2~9 D36D 0 I= C:A O~SF 2 _ . .. __ _ .. _ .. ..
A~DI2~55 ~T~ .4DDF~55 DATA
Q37.0 E0 ~3 J I !; 0 0372 C1373 . A5 (:i37~; 2 0375 40
The line check task to be performed will be based upon the mode indicated by LINUSE. The line check task sets LINUSE in a particular mode and it receives and processes switchleg information as well as maintain ~2~2~
the integrity of the transmitter, receiver, and the data and attempts to maintain the line free of any problems. The term LINCH~ refers to the source code of the subroutine for this task called for by the executive.
Referring now to FIGURE 31, there is shown a flowchart of the entire line check task. When LINCHK
is called from the executive, the line use flag is examined and the value of the line use flag is loaded. The line use flag indicates one of the five modes discussed above. It describes the past state of the data line or the disposition of the data or transmitter receiver circuit shown in FIGURE l The first decision is whether or not line is free. If the line ls not free, it must be determined whether or note the line was in a transmit mode the last time the line check task was carried out. If the line was in the transmit mode, then control is returned to the executive so that it can finish the transmission However, if the line was not in a transmit mode, it must be determined whether the line is stuck. If the line is not stuck, then it must be determined whether there was a bad preamble. If there was no bad preamble, then the line must be in a receive mode and data is received.
Returning to the decision regarding whether there was a bad preamble, if the line is in a bad preamble state then it must be determined whether or not the line is free. If it went free, then the line use flag LINUSE is reset to reflect that line is in a free condition. If the line was not free, then return is controlled to the executive. No data can be received because the data rate is not known. Data cannot be received until the line is free and good preamble sent so that syunchronization can take place.
Referring back to the line stuck decision or three, if the line is in a stuck mode then there is a short on the data line. Therefore it is necessary to blow a fusable link on the transceiver decoder 56 that is causing the problem which removes the malfunctioned transceiver decoder from the data line. Therefore if it is determined that the line is in a stuck mode, a five millisecond pulse is sent down the data line in order to blow the appropriate fusable link.
Referring back to FIGURE 19, a data line clear is initiated by activating the Z2 strobe line and signalling on the D0 data line coupled to data I/O 418. A pulse coupled into optoisolator 456 effectively shorts a transistor 467 placiny a resistor 469 in parallel with the series combination of resistors 464 and 466. This causes an effective low impedance to the power supply enabling more current to flow through the data line (data line 58).
This clearing current is appropriately one amp which still does not exceed the power limiting specification required by the rational Electrical Code (NEC) for low voltage class two wiring.
After a line clear pulse has been sent down the data line, the line is again checked to determine whether or not it is clear. If fusable link 154 has been blown, the line will have been clear. However, if the fusable link has not been blown, the line will continue to be stuck. If the line has not been cleared, control is returned to the executive and the line use flag remains in the stuck mode condition. In this way, the next time the executive calls for the routine it will again note the line stuck condition and pulse the data line in an attempt to clear itself. This continous loop pulsing will continue until the data line has become clear and the line use flag is set to a bad preamble mode before control returns to the executive. The next time the executive interrogates this routine and it is determined that the line is not free, since the line is not stuck, it will assume that a bad preamble condition exists and will check the line for a time out into the line free mode. After the line is deemed free microprocessor 400 clears the line use flag LINUSE to indicate the free line condition.
If the line is free when the executive initially enters this task, the state of the data line is checked. It is determined whether line is being accessed by a transceiver decoder 56 or other remote device. If the line is still free the routine returns control to the executive. However, if -the line is being accessed, then a preamble is being received and controller 50 can determine the rate of data from the preamble. It is then determined whether a preamble error exists. If there is no preamble error, then -the data from a switchleg entry is read. ~-~owever, if there is a preamble error, it is deterMinecl whether the line is stuck in a low impedance mode, the line use flag LINUSE is set to indicate that a stuck mode exists (the D0 bit in the SYSERR flag is set before control is returned to the executive) or to indicate a bad preamble exists and should ignore the current transmission. Returning to the decision tree related to whether the line is stuck in a low impedance mode, the line use flat LINUSE is set to indicate a bad preamble and control is returned to the executive.
Assuming there is no preamble error, switchleg data can be read in. If reception is okay, the line use flag is set to indicate a receive mode.
When in the receive mode, no transmission can take place and data on the line must be received. Once data is received, it is determined whether the switchleg is valid. That is, if the switchleg data is validO If it is not, control is returned to the executive and the line is left in a receive mode. If the switchleg data is valid, the switchleg information data is processed, i.e., controller 50 grabs the data line away from whatever devices are using it and transmits a command immediately to the appropriate transceiver decoder 56. After the transmission, the line is left in a free state and control returned to the executive.
If the switchleg data was not valid, the line use flag is left in the receive mode and the next time the routine is executed another attempt will be made to read the switchleg transmission data. If it cannot read the data, it must be determined whether the line is stuck If the line is stuck, the line use flag is adjusted to so indicate and control is returned to the executive. If the line is not stuc]c it is determined whether or not the line is free. If so, the line use flag is set to indicate the free line status and control returns to the executive. However, if the line is not free, then synchronization has not been achieved and control is again returned to the executive with the line use flag indicating that the receive mode is in effect.
Relay Check Len a command is sent to a particular relay pursuant to a telephone request or a switch activation, the RELCHK flag is set. Only two bits of an 8-bit byte are used. Bit D0 indicates that it is appropriate for controller 50 to check the status of relays which have been pulsed in response to a switch or telephone request. Bit D1 indicates that it is appropriate to check the status of relays that have been pulsed in response to a schedule change automatically occurring in accordance with the time showing on the real time clock. The use of two separate data bits allows a more leisurely check o relays automatically pulsed for a schedule change. It is not necessary to divert the attention of the executive to these routine checks. However, the executive is interrupted when a telephone or switch request by a user pulses a relay. The D0 bits indicates that the status of the affected relay should be immediately checked to make sure that it has been switched. If it has not responded to the users override instruction, another pulse is immediately sent to attempt to trigger the relay again.
Priority Override Under normal scheduled control (automatic mode), the change of status of each relay is controlled in accordance with the 7-day-24-hour schedule stored in the main schedule area of RAM 40~.
For example, the schedule may call for Wednesday, G:00 PM, lights out in sector 712. If the user controlling sector 712 which has been given priority status (which is entered on the mark-sense card at the time the sector definition is made), the user will be able to inhibit the upcoming schedule change from affecting the priority overridden sector by placing a telephone call to controller 50 in advance of that schedule change To establish a priority override the remote user has been assigned a priority sector calls controller 50 by telephone and indicates that even though his lights are scheduled to be turned off at 6:00, they should remain on when the rest of the normally scheduled chanses occur at 6:00. When a priority override is in effect, norrnal schedule changes will not affect the status of the relays controlling the overridden sector.
The priority overrides can be cleared. The inhibiting of an up-coming schedule change can be asserted for sectors that have been overridden which have priority status. For non-priority sector overrides, the override is not retained. Of course, the current state of all relays is retained even for non-priority overrides. However, a subsequent schedule change will affect areas that have been overridden by a command to a sector having non-priority status. Only commands to a priority status sector can override a previously overridden priority status sector until the priority erase time clears all present priority sector overrides. A
previously set priority erase time will automatically remove the priority request at a predetermined time.
For example, if the previously set priority erase time is 8:00 Pal, and the user takes no specific action to cancel his 6:00PM priority override of the schedule lighting change, then his lights wil automatically go out at ~:00PM, the priority erase time. The priority erase times are stored in RAM 40~ between address B266 and B276. The priority erase times are specified at the same time that priority status is assigned to a sector by the user. However, a separate priority erase time is not defined for each sector number.
Thus, at the priority erase time, all priorities entered by all remote users for all sectors are erased. If a priority override is required the next day, it must again be specifically requested by the user. This feature is advantageous for energy savings because if a user forgets to turn his lights out after overriding a scheduled lights~out change, his lights will not remain on all night or all weekend, but rather they will go out at the priority erase time.
Thus, the building or office complex is constantly forced back into automatic schedule and specific action or scheduling change commands required by the user to alter that schedule.
Alternate Schedules .
then the system is operating in the automatic mode, it is regularly checking the real time clock 410 in order to determine when a program schedule change should be executed. These schedule changes are instituted in accordance with a particular day of the week and particular time of the day, based upon a twenty-four hour clock. While the system is operating in the automatic mode, it is also processing telephone requests and remote switchleg overrides. In addition, it is also performing self-diagnostics as will be further explained. In the manual mode (automatic and manual modes are switch selectable from the console of controller 50), all functions are entered via the keyboard through keyboard display interface ~14. The system cannot operate in both the automatic all(l manual modes at the same time. In the automatic mode, no user interaction is required.
However, user initiated telephone requests for priority overYi(le and switches will be responded to.
In the ma rll mode, the system does not answer or service any telephone or process any remotely actuated switchleg~
ln addi tiOIl to the main schedules entered for the sevcn days of the week and the twenty-four hours of eacll day, special days, such as holidays, may require a special schedule. During those times, there are two alternate schedules available providing a limited amount of scheduling capabiljty without destroying the ;c]-e~lules store(l corresponding to the main schedules. Schedule override, circuitry is provided such that three possible schedule overrides exist. These are knwon as eight day override, ninth day override and schedule off. In the schedule off mode, controller 50 will not respond to any predefined schedule but will respond to remote switchleg activation and to telephone requests. Thus, in the schedule off mode the system becomes a fancy l'switch".
The eighth and ninth day overrides are provided respectfully in RAM 404 addresses 710B
and 71AD. There are 32 entries per alternate schedule available.
Once an eight day override is enabled, there is in place a twenty-four hour schedule specified by the eighth day override. This twenty-four hour schedule will be continuously repeated until cancelled. There is no automatic sequencing back to the normal schedule until the eighth day override is cancelled. The normal schedule will continue to default to an override schedule each and every day.
Eighth and ninth day and off schedule overrides are switch selectable at the console of controller 50. Referring back to FIGURE 17, the eightll day, ninth day, and off schedule overrides are shown as inputs -to an optoisolator 412 coupled to the data bus of controller 50. Optoisolator 412 impresses tlle eighth schedule override on line D0 of the data bus, ninth day override on line Dl of the data bus and the schedule off override on line D2 of the data bus.
The use of schedule overrides provides significant advantage in that flexibility is provided for handling special situations which occur from time to time without having to redefine and reload the entire memory.
Dyrla ic Allocatlon of _ttern Data Referring now to FIGURE 3?, there is shown a diagram of the dynamic storage of pattern data in Rail 404. In prior art load control devices, each pattern was assigned a specific amount of memory regardless of the number of relays defined by that pattern. Thus, a pattern including two relays took up as much memory room as a pattern including 30 relays.
Under the fixed allocation arrangement, each pattern would have a base address which would be added to some ~2~ 6 relative address to find the absolute address associated for a transceiver in a particular pattern.
~liS type of arrangement is very wasteful of memory space. The present system utilizes a dynamically allocated memory. In the dynamically allocated memory, there is no fixed amount of memory space dedicated to each pattern. Rather, if a particular pattern defines the status of fewer relays and transceivers than does another pattern, then it would occupy less memory space. In order to determine the location of each pattern from its preceding pattern, a bit of information is included in the pattern specification which indicates the number of bits of data within that pattern. Thus, if pattern 4 is being cons-llted, the bit indicating the number of data bits is added to the address pattern 4 to yield the address of the beginning of pattern 5. Thus, the pattern table can be scanned readily in order to determine the states of a relay in any pattern. Patterns can be e~pa!lded or contracted as long as the number of bits designated in the total bit byte is amended to reflect the new size of the pattern definition.
~Cexboard Referring now to FIGURE 34, there is shown a schel;latic diagram of keyboard display 411 and keyboard interface 413.
Microprocessor 400 interfaces directly to a user console via a keyboard interface 413 and keyboard display 411. The keyboard interface 413 utilizes a standard keyboard display controller integrated circuit 502, suitably an Intel 8279, which manages keyboard and display operations. Keyboard interface 413 further includes driver and decoder circuitry 508 coupled to keyboard display controller integrated circuit 502.
Keyboard interface 411 includes a - 12~ -keyboard 504 including a plurality of special purpose keys and a display 506 including a plurality of light emitting diodes (LEDs).
Keyboard display controller 502 is interfaced to microprocessor 400 via data bus 405 and control bus 403 with a strobe Z8 emanating from I/O Strobe 433. At predetermined times, microprocessor 400 issues commands that set keyboard display controller 502 to specific modes which affect the information displayed by display 506.
Furthermore, keyboard 504 is read by keyboard display controller 502 which in turn notifies microprocessor 400. In order for keyboard inputs to be read from keyboard display controller 502 microprocessor 400 must poll the status o-f lceyboard display controller 502. The polling of this status for recognizing keyboard inputs is performed only in the manual mode of operation where commands from the user console device are accepted.
Display 506 is refreshed automatically by keyboard display controller 502 thereby allowing a v matrix multiplexing display technique which reduces the number of connections to display 506 thus relieving microprocessor 400 of the time consuming burden of refreshing.
The multiplexing technique used to drive display 506 includes a 4-16 line decoder 510, suitably a 7~159, to select the column of up to eight LEDs to be energized. These LEDs form a digital alpha-numeric display for ennunciating failure conditions, system status, and prompt for interactive system definition inputs, e.g~, sectors, switches, patterns, priority erase times, and schedule. Once an LED column is selected by decoder 510, a bank of LED drivers 512, coupled to keyboard display controller 502 and receiving information therefrom, causes the ~2YC~2~26 - 1~3 -appropriate LEDs to be lighted Through stages of the definition procedure by the console operator, as well as system status and failure modes, the information displayed on the LEDs S is determined by microprocessor 400 instructed by the firmware set forth in Appendix B.
The user inputs to program display, clear, manual control, set the clock, read the status, load and store on tape and for each of the definition functions (pattern, sector, schedule, priority erase time, and switch) are provided in keyboard 504 and are read by a scanning X-Y matrix managed by keyboard display controller 502. The technique of scanning an X-Y keyboard matrix is similar to the X-Y matrix of the display described with reference to the display above. The scanning of the keyboard is achieved by selecting a column of keys and reading any that is enabled by depressing the appropriate key of the column selected of keyboard 504. The depressing of a key electrically connects a column line to a row line.
The column is selected by a 3-8 line decoder 514, suitably a 74156, coupled to the scan lines of keyboard display controller 502. As a column is selected and the row is read, the mechanical contacts of the keys of keyboard 504 are automatically debounced guarding against multiple contact readings.
Once a valid key is read by keyboard display controller 502 a flag word is set which is subsequently polled by microprocessor 400 indicating this event. The decoding of the actual key in the X-Y
matrix of keyboard 504 that determines if a pattern, sector, schedule, switch, priority erase time, is pressed is achieved in a look-up table provided in the firmware set forth in Appendix B.
FIGURE 35 is a perspective view of the console showing the display and keyboard.
Summary Therefore it is apparent that there has been provided an apparatus for distributed load control providing enhanced flexibility and consequent greater utility to the user.
Many unique features combine to produce a highly sophisticated user interactive load control system:
- use of a low voltage twisted pair data line for bi-directional communication;
- use of distributed "smart" transceiver decoders;
- use of a communication protocol and data format permitting data line arbitration among completing transceiver decoders;
- use of switchleg and ana]og input circuits for condition responsiveness;
- time dependent scheduling oF sectors defining a sub-set of relays and loads rather than scheduling of patterns;
- self-diagnosis of error and self-clearing;
- self-clocking synchronization for magnetic tape reading; and - mode control of transceiver decoders via function words in the data stream.
A It should be apparent thaw the apparatus an-l methods and articles which are described above provide great facility and flexibility in the con-trol of electric loads within a building.
In understanding the significance of some of the features which are incorporated in the system and apparatus, it is important to have an idea of the use of such a system from the point of view of a potential user.
In the first place the one feature of the system is that it is made up of components which are very susceptible to removal and xeplacement. The controller itself has basically two connections for a twisted pair of wires; it has a number of plug-in ports for accessories, such as card readers and it has the conventional power source which can be plugged into a convenient wall receptacle. To replace the controller involves simply a disconnection of the accessory plugs, the removal of the two twisted pair of wires, unplugging from the power source and replacement by another programmer which is the full equivalent of that which is removed. Similarly, the transceiver decoder units are built to include a board which can be removed from operation essentially as described in this application, and which can be removed physically from its container structure for replacement my an equiva:Lent transceiver decoder structure with a minimum of disconnection and reconnectic,n effort.
In other words, the system itself is made up of highly replaceable elements so that a user requires a minimum of maintenance and service in order to jeep his system functioning and in good order and providing the inherent capability which has been discussed above.
The factor of relatively low level of needed service is important in a system of this type because the user is not confronted with a level of complexity in dealing with the installation or in dealing with the substitu~iorJ of components which is characteristic of numerous other systems. From the user's point of view numerous features have been incorporated in the system which greatly facilitate the user installation and substitution of the components thereof with a minimum service requirement in putting the system to actual use and deriving the benefits including the economy and cost saving therefrom.
Another attribute of the system, apparatus and articles of this invention is that because ox the numerous elements discussed and described above, the system is highly interactive. By interactive is meant that the user communicates with the system through 5 interrogation and response and can adapt and utilize the system for the specialized uses to which his building is to be put. Such control includes furnishing and controlling energy distribution or supply within the building as well as in providing a 10 desired lighting environment around the building.
One of the unique advantages of this system is that the features as described above have been combined and incorporated in the system so that the user can directly enter his energy distribution and 15 control needs into the system and can establish control which is specially tailored to the user's particular building use and to the uses to be made of it. In other words, one of the results of the incorporation of the numerous features discussed above A 20 is that it makes it feasible for individuals who are not trained in the use of sophisticated control equipment to actually undertake and to establish control of the lighting within -the building to serve the tasks which are to be performed in the building 25 and to achieve cost saving economy in furnishing the energy needed for carrying out the tasks. This can be accomplished without the need for highly trained specialists to get the system working after it is first installed or to modify its operation after it 30 has been workiny. Because of the described features the user need not engage in complex forms of programming to make the system operate or to perform in accordance with particular needs of building occupants. This is significant to the user of a 35 building in that it is the user who has the greatest understanding of what the energy needs for the tasks - 1~7 -are.
The system does not exclude the employment of a specialist in energy supply and control and the system can be used by a highly skilled individual.
However, the highly skilled individual is not needed in order to initiate the energy supply and control within the building and in order to alter it to the changing tasks and pattern of tasks to be carried out. Skilled specialists are not needed to alter the energy supply and control when the building is to be used for other purposes.
ihat makes this great facility in initiating and modifying the supply and control of energy in a building are the numerous features which have been incorporated in the system as are described above.
For example, one such feature is a great facility in exchange of the individual units. Another feature is that such exchange will be a rare occurrence because of the great reliability which has been built into the system. One of the contributing factors to the great reliability is the sel-f-diagnostic features and the self-checking and automatic establishing of the most reliable mode of operation of the system.
Accordingly, it may be seen that the features which are combined in the subject invention are very significant in the combination provided in that they contribute significantly to the interactive control and supply of energy by non-specialists and directly by the building, occupants and operators and users.
The foregoing is true although the control and energy supply which is achieved is at a very sophisticated level involving the establishment of numerous economical and valuable patterns and changes in patterns with conditions and with time, Further, one of the additional novel aspects achieved because of the incorporation of the numerous unique features of the system, as described herein, is that the system can be fine tuned to the individual tasks performed within the building and to individual needs of the personnel who perform such tasks within areas of the building.
loreover, because of the combination of features and means to achieve these features as set forth herein, i.t is feasible for modifications to be made on an individual employee basis to provide optimum energy supply for the needs of the individual, but at the same time to optimize the economy of his use of energy and thus the overall use of energy within the building. This is illustrated, for example, by the accommodation to a "flextime" schedule under which individual employees operate at different schedules and where in a series of six adjoining offices there may be six different schedules to be followed based on the individual preferences of those employees who use the offices.
It is particularly significant that although the system may be used with such great flexibility, nevertheless, this can be accomplished by individuals making the changes in the schedules who tailor them to the needs and working preferences of employees on an individual basis and yet there is great reliability in the system because of the numerous features which are described above which contribute to such reliability.
One feature which contributes to the responsiveness of the overall system to individual needs and the needs for specific tasks is the feature as discussed above. The arbitration feature actually permits accelerated communication in a system which can have data signals generated from many sources for transmission over a single communication data link.
Such random accessing of the communication link by any of the numerous data sources is in contrast to the prior art schemes which depend on time consuming sequential polling A system such as that described can operate entirely by following a schedule, where there are no interrupts or overrides implemented by an parametric condition change or by a user override command. where the schedule has been constructed to achieve optimum economy then the cost of operation is minimized.
However, the criteria for optimum operation of the system is not operation at lowest cost. Father what is sought and what is made possible by the system as described herein is an op-timum use of a facility such as a building in the sense of both lower energy use but also in the sense of increased efficiency in use of the energy consumed to achieve the designated tasks within the structure. The significant gain in operation of this system is in facili-tating a highly interactive mode of opertion of the system so that individual uses of discrete portion of the structure can control energy usage in their respective position of the structure. Such interactive use is both by changing the overall schedule or condition responsive mode of operation and by overriding schedule or condition responsive operation of a position of a structure. Accordingly while increased energy use and increased energy cost may be incurred by overrides of schedule or condition response the efficiency of use of a part of a facility such as an office, conference room, cafeteria or the like can be accomplished.
Other embodiments and modification of the present invention will be apparent to those of ordinary skill in the art having the benefit of the teaching presented in the foregoing description and drawings. It is therefore, to be understood that this invention is not to be unduly limited and such modifications are intended to be included within the scope of the appended claims.
.
ROW COr)~: FOR ~IC~OCO~ R ] 0 0 ASSC)C~:D KIT ~R~SC~ DEC:ODER 5 6 eral Eerie C0~2~y, 1.579 A~ll~SS I~ATA ~n~ss OA A
,, .
Oil 0 1 A O{~Q 1 At 0~:10Z l3 . 001 .04 . Q~3 ~00~5 IS6 00~7 PA
t:~OQ8 5~ ooa~ 20 OQOA ~10 aoQs sa ~:)OI:~C 7~ al~;lD .5i~
OOc)r E 1 O ;Q B4 00i2 OF ~Oi3 5D
5~ Q~ l5 73 ~0~ 7 A 5~ . . 00 IB 5D
J I: 3D 00 L3:~ 5I:
~OIE 90 OOIF ~5 4S;~ 00~1 2i QOæ ~!0 0~3 84 OE12~ D7 OQ25 31 O 5 B4 00~ a ~2PJ I B 00~ 3!;, 0~12A OC 002i3- 7CI
2~: B4 ~02Q l 4 65~
OQ30 3C . OQ3 1 8~, 0032 Z~3 003 3 0034 7~
C0~6 F.-OQo l C)03 r ~3 00~ I. D 4 i D
OC4A A6 OO-.S
l?ES!; It . ADDR~i D~IA
005z 131 - 005~ ~7 GQ~4 81 C~5~ F4 Q05~ 25 OQ58 ~3 00~9 1:)0 OQ5A . 29 Q05B C5 01~5t 0~ 005F 6B
no 0061 ~0 0062. AE C)0~3 29 ~0~4 US 00~5 13E
aoOE~ 2B DD6:7 2!3 00~8 Q06~ pa B ~0 oo~ ) 85 OOCiE 2~ OQ6F 10 0070 E~j 0071 23 00~2 A l 0073 ED
COJ4 21~ aD7~ ~8 Ot~7~ IJ7 2~3 QOtE~ Al 0079 ED
.~07~4 25:) . 007E~ 8 007~:: 135 007D 62 01:):7E 6E~ 0C)7F 70 0080 !~ ~31 I D
C1~82 94 . , QQ~3 OF
0084 66 Q~i ~6A
OC)~i6 2~ . 01;1~37 F~F
8 SD . .~08g ~08A 6E C08B
~a8c 5D . 0081~ 64 Q0~3E 6~ 8F 20 Q~S~o O 9 1 5C
~5~ .~45 OQ93 t F
GO ~4 00~5 S~6 ~0~8 PA 00~ 2E~
OC~A 2~ 0098 2B
00~ 2B OUgO
E go ~B
.
. .
DAlA ADI~ ;. DA
00~0J~6 09A I B I
ûOA4.B j OQA~i Q~;
~X)A~SA6 . OOA:7 f I
~OA8 02 OtJAS' QC
OO~A 40 l:lO~EI B6 OOAI~l a OC)AD I C
Ot:l~F EC
Qt~B I DA
CIOE3~IZ QU83 B ' Of 2 Ol:~E36 ~4 00~7 UA
008~;~9 00~9 01 OQ13A~3C OOBB :29 -OOE~:~4 Ql:)8D 4C
CIOB 29 OOEIF 0 l 2 6~ - OOC3 ~8 C~OC~72 OGCS 5 l OQ~6 0 ~C7 18 52 ~C:S 7 i7 OOC8 7~1 OOCi:5E3 OOCD A6 (I 91 ODI::F D`
OODOl~tS GOD I B I
0~2 I D CIQ~3 I) . OOD~54 OOD5 74 CIC~D870 COO E3s5 OODA A7 t:l3DE3 US
GQ~C- 2~
C10~ . COnF 4~::
C~EO B7 OQ1 20 OOZ ~3 00~3 5Q
~OE4 ~O~t~Cl~ 3~.
3 !?4 GOrS? F
00.&~35 . COB 9~
0~ F8 QO~C:F 2g .
ES5 ~AI~ ADD2!~5S OAI~
OOF~I O OOF I O
OOF2 CQF::3 B;5 QOF~ 2B OF;; t: 7 QOF~i ~?9 QOE::7 8 ao~ 74 OF A
oe~ . 3 I OOF3 .84 UQFC ~8 t~OFD c59 O~FE I: QOEF ~2 5~` I O 1 70 2 9~ Q3 OJ
iA ox a a OID6 82 OI 0~ 5 0~3 01 Q~? 8 ~IC1 5~ 01 OF 9 -Ol.tt ~8 0112 ~SJ al J3 tS8 I l 70 - O I 15 E~6 4~ 0 1 I J
0II8 54 0115~ A6 A 8 l O l J 13 41 oI~r ~2 011D 51 01 IE 20 Al IF 7Ei 0120 Rio O 121 A6 olæ .81 F
0~2d, 34 0I25 So 0~26 FE l 2~ 90 DJ 282S;t l B O 1 2B
D 12~:~;E) O I2D OA
OJ 2E2.~5 012F JD
0 3 . 3;
C:1.13264 O t 33 6B
0~ I3~
01 3~ ~58 - O 1 37 67 l ~8 O OI 3~? CC
0I3~ ~32 01'8 12 I 3~ I) 82 ~0~ 3~ OF 0l 3F O
3'~
~?55 ~AIA ADDRESS I~ATA
'1 , 1:~1 4{) 82 to Q.l 42 50 Cl 1 43 A6 OJ ~$6 2B 0147 07 Ji 48 7E t;ll 4~9 g2 01 4A 1:14 Dl Y0 014C OF QI~D IE
Q~ 4E 29 01-4F CO
Ol~iO 2B l 5J 20 ~1!52 l ~53 50 Ox 5~ ;~8 .01 5::~ 0~
0 1 5~ 7 I S7 32 O 1 ~3 F6 . ~159 29 D~5h 0~ S)J~B Cl DJ5C 2~ iD IE
1~15}~ 50 015F 28 o~o 0~ 0~6 64 Q~
if 6b 7$ 01~57 5B
l 6E3 7~ , Dt ~59 57 .01 ~5A 5~ l 6B A~7 ~OJ~:: I A e~3~ . 74 If 50 016F A~5 0170 51l 01~1 IE3 03 72 30 01 73 5~
t:)174 FB 01~; 70 7~ 0~3 01 7 7 09 ~l7 C)l 7~ O . Di 7B 20 ~J.7C 2~ D
l JE 28 . 017F DJ
Q~R0 YE 1 81 64 5C ola5 OF
018~ æ Ot~7 IB
0 1~3~ I r Do ~9 29 01 PA 00 01~3 49 0113C I A f) 1~3F 74 ~D~5S lo DD~ 'SS OAl~A
~190 5~ ~191 lE3 01 ~2 ~;7 E)1 93 Z5 ~19~ ~J l:)I9~; 84 9~ 7 lA
~IgE3 . ~i7 ~119~ 68 Ol!~A 4~ CllgB 5 .t3Ig~ 81 019 QE3 l OF 37 01.4D S~4 . . if F3 01 A2 72 0 I A3 ~$4 D~A~ 6~ ~3A5 æ
Z9 ~A7 00 8 O I A5~ At OHM Fl OIAC ~57 OlAD 6~3 Dl~ ED Dl~: 12 O~E~O IF OlBl 5J
OIB2 At 0l ~3 9~
OJ B4 E4 f 1 85 ~7 ~1~5 2~3 .01 B7 ~4 FA I By? 90 O 1 8A O O I BP' I A
Dl By:: . 63 DlBD 6B
DtBE 70 01 ELF 56 Ox CD 21~ l C 07 O l oe 5~2 at .C3 2~
old ox S 92 Ox OIC7 0~
01~8 9;~ O 28 A 0~ ~3 CB 92 t Ql CF I F
0~1~ go . ~JDt ED
DII:3~! .68 ~ID3 ~3 ill D4 . 21 l Do O J 1:~6 I F 1:) l Do ~0 QID8 4D Oil Ql IDA 2 l O l ~)B .03 OIDC ~4 I DD 4 l ~IDF A QI~F l 8 ESS DAIS Al:!DP._SS Q~T~
off t fJlE4 lF 01 En OC
01~5 ED
~l~B Q3 ' 01~ l C) I EA ~1~B 1g Ox 94 ~1~3 3~
0~1~ 4E Q~EF 1D
OIFC~ 84 . O I 04 Qlf2 Zl 01F3 LI F~ I E l F~i 4C
O.IF~5 ~4 i~lF7 12 O F8 5D 01 F!~ 41::
~:IIFA 12 OIFB 12 OlF~: 22 9tFE I F
~:1200 51~ ~20 1 Q20Z PA ~203 4D
Cl;2C~4 5A 12~ D
0206 5B G20? 40 .02Q~ 25 0209 ~)4 02Q~ 9~ ~9~ 1 3 020~:: 84 .02DD 0 020E I 02DE: 00 0~10 ~3~ 0;~1 1 20 a2~2 30 0213 8~
0214 3~ OZ15 c O 1 6 ~4 ~2~ 7 5~::
awl 9 02 021~ 9~ D21B 29 OZJC 02 D21D ~::D
C12 1 E i2 1 F ~6B
~:S22~ 72 l .0~ 23 t:~0 ~æ5 022:~ fix OZ7 ~:2 C122~3 5~ 02~ ~9 02i~ 00 ~)22~ C.2 0 22C 28 02, D ` 0:~
0;~ E0 C122i~
~4DE~2rSS DAT~4 CRESS Or O;Z34 2A 023 5 6A
0 o 023C go 023B 5 no ~C~S OL: ~.Z3F 20 02~0 OF 024 1 50 0~242 :~0 ~43 0244 51 0:245 4A
OZ 46 5D 024~ 48 a24E3 5D ~2~?
~24A 6C ~2~B 4~::
~24S:: F~ 024D E I
a so C Q24F o Ç125¢ 1 l 02~i . 68 025~i 4A C12~J :~D
0~ Z59 5~) 025A tS4 025B eSr 4~ 2 1 1~25E O ~25F Z
02~0 C1 1 ID2~
.02~52 . ~7L) ~63 C2 ~Z~4 2~ A
0;268 rid 0269 6~
~:126A 6F Q26B 4f::
026~: 2 026D Q3 Of æ 02~- 04 ~JZ7!~ 1 90 0272 En ~3 . 02~3 0~14 6F no 02J~ ID 0277 9 r .78 8 l:~Z75~ Z I
027A .01 02 J i3 8-P
027~
027E 66 02?F SA
. . .
i ADDRESS DAl;A. ~DI:~E~;D.4.1 02~0 EC .0;2 1 0282 5; 28~
02~34 4D 1:~2 ~55A
a2~ 4B ~287 O
02E3~3 1 F .0289 94 ~8A ~2 02~B 4C
02~ 5E3 D2~D :Z9 ~2!;~0 2 I Q2g 1 94 l3292 B4 ~0293 BB
Q2!?~ ~6C .a2s C;go cl2s~
C~298 ~i6 02~!? 94 029~ æ ~29~3 ~58 7C D2~7D 50 f 72 029~
~2A0 PA 02A I ~;D
02A2 !~2 - 02A3 48 02A4 5D t:~A5 53 C12~ 6~ Ox 02A8 4C: 02AS' FO
Cl2AA E 1 ~2AB 5C
02.~C 2B 1~-2AD 06 l:l2AE CA 02AF 2 t:l2BO A8 ~12B I ~7 0;2E~2 28 02~3 06 02~ 9F 029~
D2~36 OA 02B7 20 0i?~38 I: S12E39 5 1:)2~ 6 3B g I
9~ O~B~) 3 02E3 .~ BF F-a2~:0 2s Q;~3 0.~ 02C3 2!?
4 tl2 ~2 ~2~6 6C ~2C~
~;)2~3 5C~ . Ox 3 ~2C; 5 1. 8 gO
02C:C D4 02CD 4A
02C~ 2 J 1~2CF oc lo; DAIA A~P55 DA~LA
02D6 94 O;?D3 E0 2DA 2A ~2DB C13 ~2D 3D ~2DD By n22 21:) ~2E I 5A
U Q~ 6 DZEB aB .C~2~8 5F
~2~ 50 ~:~2ED
0~ .29 02E: I Q2 02F4 20 - 02Æi AF
02Ff~ 2F5~ S 1 02F~ 25 02FB Q2 5A 02FF ~0 Q~GO ' Q30 t gO
~2 EZ C1~
~30~ ~SF 03Q5 C
030~ D - a30:7 030~3 OE ~L309 21 Q3Q~ L~2 83D~ 3 ~30e 1 l Q3aD ~8 Q3Gc 66 40 Q31D 5A . . ill I ED
Q~3;2 5}~ a3~3 29 031~ 2i 031~ 08 Q31~ ~4 D319 0~, f)3 1 A 6C 03 J E3 .~JCI
D3~C: F2 03JD 2 C13 ! E 02 1 -- 1~0 --AI~DR ~SS D.~ f ADnRES~i DAT.
~2 1:~32~ Of ~.~2~ 1 C325 I;
.a32~i 1 lot 032;7 S~$
032B 04 1:~29 68 ~2.~ 51~ 037E3 ~2 Q32C D 4r~
Q3~F: 52 0~ 4D
~3~30 53 l~'~31 .28 ~2 ~5 0333 A
?134 2:2 0 0336 i 03~17 2~
C133~ OG 0339 9F
Q33A ;~g Q33B ~2 ~3~ æ ~3~ 90 D33E A2 1:)33F Ye:) . Q340 RD ~341 ~.0 L1342 C ~0343 90 tl~44 F~ ~:1345 50 a34~s DA ll347 90 034~3 OEI 9 90 034A 0~ ~134B 9~
a34c 07 ~¢) ~.0 Cl3~E 2g ~234F ~0 a350 l 5 1 ~0 Ql~;2 06 0~53 2B
0354 06 û~ 5~ D9 03 56 ~4 0~15,e/ E3 Q?5~ P,,4 0355~ 21 03 5A ga 113~ 4 ~3.'5E . 12 a35F E3 Q3fS{) 2 1 ~3~5 1 03 Ci3~52 ~4 03~3 PA
t}~64 En . . Q361; 22 C~366 i7 52 C~3~ 4~ lo 53 C3~5C 2~9 D36D 0 I= C:A O~SF 2 _ . .. __ _ .. _ .. ..
A~DI2~55 ~T~ .4DDF~55 DATA
Q37.0 E0 ~3 J I !; 0 0372 C1373 . A5 (:i37~; 2 0375 40
6 84 L~3 77 F I
Q37~ 70 ~379 B I
03~A B4 S~3~B 18 037e 5 037D 4~3 0~7E E31 1:137F Z3 ~8~ 50 D~a~ 38J 03 1:~3~8 A2 Q389` t:0 ~38A S0 Q383 41 D 8C l9 ~3D IB
~8E ;21 11313F ~0 ~390 51 We 40 Q392 12 ~393 l .D3~ S3 ~95 ~8 Q39.6 ~2 .0398 52 03 9~ 20 ~39A F:F 039B E17 ~39D EA
03SIE Z7 . . a39F 06 Q3A0 9.C~ ~3~ .C8 03A2 70 l)3A3 ~6 03A~3 38 03AS~ 85 3AC . B 7 L~3hD A5 Ox 21 . I OAF
03B0 94 ~3Ei I F{
D382 42 .0333 8~6 f~J3B4 h7 - 03B5 12 03B6 S14 .C13B7 FD
C~3B8 20 0 ~B9 18 038~L B5 ~3BEi 20 f~3 8C 151 s3aD 53 if 33 Q33F
- 1~2 -AOD12_55 DATE ADD~SS DAIA
Q~CO F:E ~31::1 ' 70 Q~ 2 E37 ~3~::3 ~2 QlC4 B6 6 2 Q3C~ 40 C~3~::8 4 . O
Q~CA A7 l B ~34 Q3CC: 03 {~3CE I F O:~CE~
c2.3a~1 A ~3D I
0302 15~ D31:13 A:l .03D~ 20 Q3D~i 81 Q3D~ 59 a3Q13 A~5 Q3D9 l 03DA I l 03DB 73 a3DC ~31~D 70 03nE 54 1)3~F 34 ~3E3 R~, .03E4 i 5 A6 ~)3 6 B I Q3~ F8 .Q3~8 A6 03;~A F:~ ~)3EE~ 70 03E~: B6 TED 70 V3 En E37 03EF .54 03F0 74 ~0 F 1 ~5 03F2 71 1:~3F3 5 3 Q3F4 2D Q3F~i 78 .03F6 5L~ o~c7 3 0.3F~ ~?4 Q3F9 0~
03FB ~4 C)3FD A6 Q3F~ I Q3 FF F.8 g QAo C~d,f)22~ )7 D~D4 7.~ . D4Q5 84 oc,o~ 3~ 4~.7 ~7 0_0~ OF O~OE3 8r D OR
0~ C) 040F 52 ~2~Z2~
.
.
A~J2~ DAY E~;DAlA
l 04JD l 04J I. 53 4 1 3:)7 0~ 15 2R
~)416 ~7 a41.7~:13 041 8 2~ ~419 07 Ox 3 04 I B28 D4 l 28 41 D C3 4 g2 04,25 05 ~4~ 7 1 0~2~ 50 0~8 90 ~42 D~2A 7A S)428 50 ~t42~ 28 04.29 0 04~ 7F .~42F68 ~430 4 043 151:) 0432 ~2 043.312 0434 53 ~435 33.
~36 43 D~37 1.8 . 04 .A ~:2 ~438 ' 8 04,3~ 043D 5D
043E~ 29 0~ . F OJ
~440 O ~:1441 20 ~442 9~ 04~:3 5 1~444 2~3 I)A45~7 D4~6 7E 04~7 ~S4 ~4~8 6B OA~S~20 . aA4A 80 ~48 5C
~44C J B O I A
0450 54 ~4~ J~3 0452 5~; , 0453 34 a456 :35 04~;.7 84 ;8 OA ')S59A6 045A 81 ~:5B F8 5C I B 04.~
-- 14~
. .
ADDR~ ATA Eli DAY.
~4g2 32 0~93 YE
0494 O ~.7 I':
I:~i9B~C
04~?A 9~ ~49D 5;'~
~9C 71 049F 6F
D49 Q9 04A J F(~
l)4r~2 5Z -. 04A5 20 04A~ 5D
04A~ lO 04A9 ,3 04A8 7F. . D4~B _C
04 AA 42 04.AD .~, ' . . '.
:' 26~
ADDRE5S path ADD~E55 DAIS
04aO 40, ~34B I S'4 - . 04B2 Q2 . 0~3 41 D4B~ 50 ` d~B~ 42 040,6 21 94B~ 0~
Q4~ 048!;' I E
.048A By 04E~ B .
~4BL: FD 048D 2A
048E 07. 04~F DA
04C0 8E 1:)4C I1~$
C)4C2 5Q l 25 t; 4C4 Q5 0~ 5 ~C6 l 1:14C~ F0 ~4CB I '1, ~gCg 9 ~4CA F3 8 ~:)4t~C O . û4~) 4{:
~4OE 21 04J::F F0 0~0 84 04111 23 04D2 9~ 04D3 l ~)4D4 13 04n~i 91 O~D6 63 04D7 T 3 0408 5~1 04f)9 I E
D4L:~A 72 51~DB 5C
DO 6~; . , 1) DD6.
04F0 4D û4E~ I 51 1~41~ 2~3 ~4~5 05 1:~4E6 76 SI~E8 6A ~E9 40 f~4~ 5D 04EE3 41 ~:14E~: 5D 04EI:) 20 D4 En I .0 ~4EF l C)4F0 ~6 . 04F I .
f:)4F4 29 04F:: US
.04F~ 71 U~F7 20 O A F~l 10 D~F9 FC
04FA 22 . . O_FB 02 (:~4F~ O C14F~
04F_ 6B Our.- ~3 .
., .
-- 1~6 --. . , ~DDRE~ ATA , AD;)RE~S D,.IA
D504 6A 1~503 66 , . ... . .
ADDRESS DATE AOD~!3S Do -I 05~0 OA 05~i 1 8 ~5~;2 ~i8 0553 5c l 055~i 13 ~556 5 1 . 05 05~i8 90 Q~i~ F~
055~ 73 0~;3 ta5~c ~4 Q55~ ~5 l iE 13 D 5~iF 13 ~1560 ED OS~ I FA
OSCi2 5D 0563 F~
7564 5C) . a565 ~i3 0566 OF . ~.h7 73 . 05~8 5E ~5~'9 4C) Q56A YE ~B 41 .~5f~ 5E ~6D ~4 ~6E 29 -~6F 00 ~57.0 38 a57 1 7C~
05~'2 5C Q!;73 2 Q57~ 0~ 0575 3~
1~5~ 41:1 0~7.7 52 C157~8 24 . 0~79 F~
S15.7A IE a57B 82 QS7C OB , Q57D 71 ~tl57E ~2 ~:157F ~4 05~2 9~ t~583 FB
F 9585 So 0~;3Ci 90 . QS137 F6 058Ei 058~ ~3 baa I D 05BB 82 QS8 :: OD 0~8D FO
~5~3E 54 ~58F O
05g~ ~9 o~g 9 1 0~2 l ?3 40 055)4 l 0595 F3 0~;96 l O~g.7 50 0598 I: a; F i 059A i . Q59~ I;
05S~ 05~D l OSYc Ob 05Y~ I
~12a~
, A~DP~ESS DAIA .AD:~RESS DATA
Q5~.0 1.~3 Q5A~ F3 Q5A2 it ~5A3 51 15A4 l t:)5A5 40 .~5A6 ~3 Q5A7 ~6E
Q5A8 ,~F 05~9 B I
.. Q5AA 4C Q5AB E~4 C~5AC 90 ~5AD ~::o Q5AE 73 OSAE: 5C
Ci5E~0 5E~ 1 5~
t:J5 B2 53 Q583 5A
05B4 20 05E3.5 .10 DS~i 1~5 Q5E37 A 1 3 50 Q5P9 ~8 ~5aA B5 0~ B8 A5 05E~C 21 05Bn lO
~5C;2 1.8 05~.~ B5 ~51:~ ~5 ~5~ 6 05C~ 4~ Q~7 I B
l 05CA E orb 8 ~5C~:: 61~ ) 0~
05D2 PA 51D) l 42 05~)4 5B .0~ 20 Q5D~ .r)507 BS
Q5D.8 28 9 US
51~iDA 7a 05D~ 84 0~ 5I~ Ox ) 28 Q5nE 06 ~15DF 7E3 ~15E0 84 . . ~5EI S~3 C15E2 4A as,3 F6 05EA I D OSEa 94 05EC 2~ Q5~ . f 05 F~ 5cF 5 ~o~
.
ADE~RE~i DAIS En )A~A
.
05F~ 61:1- 05F I I
05r2 5F3 EC
05F4 25 Q5F~; FF
O~F6 t:~5F7 6D
05F8 Q~ QSF.9 ~8 ~i~A f:~6 ~05~B 7~;
Q5Fl:: 42 05Fi:) 5A
~15F.E 43 Q5~:F 5R
0~00 7E~ . 06~
;12 23 06Q3 06 0604 ~B 0~05 .84 Q~606 5E 06a7 28 6 D~O9 7B
~;IA ~4 . QS013 59 4A , 0~ )0 F6 0~5OE . 5~ 06~F 4A
O~JO 061 1 l 0~514 4A t:i615 FB
~:1616 E4 D617 5A
Do 3 ~3 F4 06 I S;) SB
Q~ 1 A U:: 0~ 3 B 40 06~: 5D , 061D 41 OIS I E SD 06 I.F 4A
0620 FA 0621 ~34 ~SZ 3B 0~i23 64 0~ 6B ~625 7t~
1:16215 En: Q627 71 ~2~3 5C 1:~62~? 62 ~62A PA 06 2B ~14 (~&2~: DF n62C) 4A
D6Z IB - 062F F~
D,6~0 EJ~. a~3 1 5D
0632 . 4A ~33 18 Q~34 FC . 0635 E3 C)63C~ 637 !iO
07 0~3~ .~0 ~63A 31 QS~B 4A
~63C 5D 0~ 43 ~RE~S .DATA ~DDP~:SS DATA
06~C .AD Do Q~ 3 Of 0644 D . 0~5 22 Ot5~S C4 0647 5~) 06~8 41 C1645~ 5D
C~;4A tub 0~4B
5~64C . 5~ 4D 7B
065.0 2~ ' 92 065~ !~2 ~55~ 28 D~;!;4 ~7 06~; 5~2 ~6 5~3 Z 06 5 ï3 1 8 Os55C . 5 ~65D ~4 Od5E 20 it iF lo 0662 00 - 06~ 33 D 6~6 5B 3 I D
06 C 9~ - C~66r -0 06 C17 0~8~ Z8 G~9A o9 o~e~ 72 .
. .
4DDRE55 D~T~ ADDR~ TA
~6~0 54 &16~ t 28 ~:;6!~ 693 06~4 B4. : . '.0~95 04 :. OtS~ 29 . - .
9S~ I 8 l A ; 2B . Qb9B 2E3 069C . 29 - 069D 03 ~69.E D0 0~$9F 08 0~ 6Z A . 68 06A2 Q3 . . 06A3 . 5D
. 06~ 4 l ~bA5 5D
. ~6A6 4;2 .. ~6A~ ~B
it . VtSAC - 1~6AD ~7 6~ 6AF ;28 0,5~ 07 . 06B1 92 - --- . O~B2 2~ .. ~B3 . 0 CJ6B4 S~2 . . D6E35 2 . ObE!I~ to 6B7 92 0~5B8 45 D~5B9 t 8 D6EL~ foe . .O~B~ 5C
06BE. 06~F OF
06C0 64 . 06C I OF
06oe J D 06~ ~3 ~6C4 514 . -~6CS 02 Q6Ct~ 7~ . 0~-,7 . FC
D6C~8 5r . . ~6~ O
06~A AO ~:B I D
~6~X B4 . 06CD 05 Q6CE 2 l - ~6CF F
06DO ; 07 : Ll6D I 03 O~D3 5 1 ... . A5 . . D6D~ IB::: 06D6 21 06D7 03 E3 l C 0~3 ~6D~ DB 70 O~C En 06DD I_ O~D 15 C
` : . i . . . .
, :. . : ., ;, . .
- . ': '... . .
.
.ADI~ ESS DAIA Al:DRE5S DATE
Q~E ! 7Cl 06~2 54 06~i 34 06E6 ~4 OtSE7 0 Q6~3 35 06ES~ 9 I
Q6EA ~7 ~6EC 91 O~iED F~
D~5EE 2~? D~EF 06 Q6F~ F:4 0~5FJ
06F2 ao 3 IS
I~F4 ~6 ~F~
D6F~ .24 S)f~F7 A
~F8 9 2 J
D~;FA 2~ 06FB 98 s)~iF~ ~5 D6f~) 20 if 0~5F~ 5~i (:~7~ 7~ ~701 58 D~0;2 :~5 . 0~03 84 070~ i D?Q5 ~5 DlOtS 7R 5~97 .~0 D Jo PA ~70~ 7C
O~QA 54- . O~OE~ 5 ~)70C 20 , O?OD J~3 o~o~ 85 ~)70F A6 0~ J O At C)7 11 34 0712 ~4 071 09 0714 A6 ~15 Bl L)7 l FB ~3717 A6 07~B Bl D?1~ F.8 DJIA 9~ D71B 53 07 I C 20 t)7 I D 98 0:71 E E~5 07 J F -~8 a720 94 D~2 J E I
07æ 2~:) 072 46 0~24 it a7~5 62 0~2~ 6~8 07?7 4D
Q72-:3 5.7 07~9 7~3 0.72i~ ~;8 D~2~3 35 ~J2C R~ S~72D Q~
~?ZF
I
ADD~?CSS D~--LA ADl::l.~S~i DAlA
0730 FE3 ~731 47 1~732 l Q~3 01 . 0:734 ~4 ~735 0~. 54 - 0735 7 0.73A. 90 073B 05 ~73!:: n ~7 ED 54.
OJ~E 20 ~73F .11 07~ 074J 20 87~2 1~8 ~7 3 f~74~ 0745 A5 0746 34 07~7 VJ48. ~!~ 07 ~9 A6 07~A B l .07-4B F3 07~: AS 074D l E Fly 4F 9.
~7~) 26 L~75:i 20 ~7~;2 ~?~ D7 S3 Eli ~:)J54~18 07 I 84 ~7~5 Q6 07~-J 47 D~38 1 0~55) 5:7 ~)J~A 9C~ 075B DO
~J7~C OA . r~75D 25 D.75E 15 ' 075. ~4 07~ 76 1 3~5 a762 !~4 07:53 E3F
07~54 20 0765 ~6 0~66 5~ ~767 35 ~07 6AAfi ~6B gO
fl7~: F3 ~7~5D 20 Q76E 113 C176~ B5 0770 ~4 07~1 6a 07~2 70 3 --I
0774 JB 0~; 1 C
~7~6 2 1 07.77 CO
1:)778I C ~779 0 .07~ 773 ~3 on Jo t)77D FE
D77' i o.n, I --.
i5~ -ADDE2':55 DAIA Al)D~E55 DAlA
~7~0 4~~7 8 I
~2 lF D7 3 e6 Q:784 9~!07B~; 0~3 0~86 134O~B7 Of 0:7~8 ~7 .07~9 Jo OVA EA . 07~R E36 ~7~ {17.8D l 07~3E By 7~F ENS
. . 07.90 9f~ . 07,~1 F.E3 C17g2 4~ .93 to .073~' . 5b CL7~5 72 ~79~ 5~i 07g7 74 07.9~ 51 0799 70 07~.~ 50 079B 4C
07,5~ 18 0:79D 91 Off Q2 D7.9F 30 ~7A5 F8 ~7~6 71 ~7A7 F0 07A8 4~ O~A9 07AC 56 07AI~
07~ 84 D7 U7~7 l ~78 1 !~
07B2 74 .07B3 51 ~7134 71~ i7a5 50 4E~ D7B7 15 078~ !; 0 07BS~ E4 07.EIA 1!:: O?B~ ED
~7~ 7SI: 52 ~7aE 4~ ~7BF l 0~ 7C1 53 O''C4 ;~ I 071::5 o I
07ca 07.CS~ S' 07CA A2 07C:B 12 D7CC 1 D 1~:7CD ~34 07.C~ .Q3 07CF 27 .
J~RES~; lath Al:~iP~SS DATA
.Q7D2 l 071)3 $2 1:~7D~ 7D5 5 07D6 43 07;a:1 l9 ~7~8 ~3 . 07l~9 US
07DA A O~DB Ag Do A6 07DD A5 .0;7~ S'A ~71~ 9 07~:0 QtS f~7E I 95 07E2 6~ ~7~
. ~7E4 ~5 07E~; 65 .4JE6 So 7~.7 5g ~7E8 5~i . 07E~ 5 07.EB ~0 07E~:: C0 .
07E~ 4~ 7EF I I
07F0 48 D7.F I E~0 D7F2 16 .07F3 B4 07F4 A; ~7F~ l D7E:6 FE 07F7 gO
t)7FB F~ 17F9 2B
~7FA 2B . 07F.B ~8 07 F~: 2B , 0 7~ r 2B
~7FE 2B D7 FF 2EI
A~P~ND IX B
MP.CE[INE CODE FOR MICROPROC~SSC)R 400 AS S OCI~ED It CONI ROLLER 5 0 AI.~ V~LIJES It EEXADECI~l~L OPT
~neral Electric Company, 19.79 OOOOH~F3~ OH FH BF}I 2~H FAH BFrl OEH ODH ~?H OH OH OH 39H
OO~OH-1~H QEH r8~i QH ~IH t:D~! 39H 11H 1~1 D6H ~2~ 52H 3~l OH 27H
W20~JOH 3~H OOH ~3H 72~ OZH OOH OOH ~:~ D~H OOH ClH MY 1311 OOH
aQ;o~ooH .OOH OOH ODH r:3H gAH 1 3H ODH OH DOH DaH ZDH C7H C3H I 3H
0040H~5,~h COH B2H 22H A5H ~EH AH 81H B2H 12H A~4H B31 OH 7F}
OQS0~1 H OH OH 32H DH off 331 OH D I H. .OOH F3H 3J H Frl a C)H 3~H
OObOH~1.1H OH 1~H 11Ji _EH F~H 32H gOH BE C:H 7Frl OJH 3.U1 ~3~1 9EH
0070H~01H e2H 91H 0~ OH 13H D2H DBH 3~H E~H 2DH CAH ~4H ~lH ~:DH 9~H
Q~O~IFH C3H T7H OOH CDH J16H I IH AH ~43H gEH 2FH 3211 EH C3H OH
OQ~O~OOII ~:)H a8H 07H Sal OH 00~ FH 32H it BEJI ~IH C~7H ugh 2 ~OAOH~ 0}~ OH CDH D3H 157H D3H J7H aoH :I~H 4~ l J3~H OH B91! 0 Oi~OH--CDH OH J9H ZJH 3~H 38H 1.H I~OH UGH CAL J9~ ~FH 3~H 4~H 9~i ~:ICCH~H 0~1 DAH F'H O l 19H FIH 1 ODH UH .30H OOH C lH ;Cll G~O;~OIH 3JH F~H EIFH 3~H.~gff EISH D~-H C2~1 ~9H OJH C:)H 2~H CLII OH
OOEDI~AIH I~H CDH 2~H OJH 31H RIH aZIl 3;~H OH C2H DIH ODH 9~'1 I~SH.Il~H
DOF~F3H QOII CD11 .2:SH OJ H OH 15H ~:DH ?~H ~111 3, H ~DH BEH 57H I 2H
DJOOH~ !1 OIH CDH OH 12H QH if OJH OH 9-4H J7H OH 2~5H l:llH OH 0711 tlllo~J9H OH 2~H l~lH C:)H .2CH 19H C3H DIH OaH CDH 87H 15H LDH 2~5H DJII
OJ2Q!t~H OH 1211 UH DIH OOH C:)H AFH 02H OH 4JH OJH l::DH Jl.FH C12.'1 FBH
OJ30~31H OH aEH ~7H C9H ~IH C.3H D.IH OOH J 3H 5~H OC~J 3, H HI BE 37H
0~40H-COH FaH lo H ~IH J~H OH BOH OJH CDH 9FH IFH CDH 5~4H IFH G~H C:IH
tlJ50~19H IIH CDH 13H IEH CDH ;!FH OIH COh' rCrH I~H ~DH 4~LH ~IH l:DH 7--cH
tll~C~OFH JIFH 32H ~<DH BEH 37H ~4H 9EH 12H l aEH 21H 53H B~H 11H ir~l OI;IO!~BBH OEH 00~1 Cr)H S3H OEH CDH.3~H It H C H 19H C3H D~H OH ~rrl OI~l~H 5GH BEH 32H HI BEH 32H ~DH aEH 32H ~BH BEH 32H 43H PFH .32.'1 O~90H~7ii aEH l CSH 32H 52~ B~i1 3'H OAH.12H 51H BEH 3~ iH 3 H ah oJlQ~aEH CDH ~2H 0~ C5H 9~H JEH 3EH 3CH 3ZH 4iH BErl 32H I aE.H ~9H
~190~D3H I~H E~SH 20H O O ASH IIH l~H ~IH 12H OH 9~H 30H læY
aJCQ~5H BEH OH C9H OIH CDH E~H DIH C9H 3EH 3CH 32H 45H 9EH 32H 4~H
21DOH~E~EH CDH OH OCH DEW H l ?H OH 82~1 E12H F-H 23H OH 32H ~2.H
OIEOH~Eil OH 3AH 49fl BEH 97H OH IFH 02H dFrl 3AH 63H f OH ;2.H
OLFD.~t at FAH LFH 02H .79U 32~1 OH 9_H E~H Q3H C2H 07H C12H 49H
OZOOH-32H OH 9e~1 CDH CFH l_H C9H CDH L:4H J9H 21H 5EH 38H as OOH OH
0210~3H 19H Cffl CDH OH 19H 21H RIH 33H OEH OH Cl:LH 1~3H 19H CgH O
OZ;l~h5H 02H ~DH 8BH 07H D~H OW 02H 3J~H OH ELH B7H I~H F. rl O H
oe30~02H l ~L8H OrH 02H OH 5CH J2H Cal OH F~H J9H C9H ArH 32H dCH
0240H-aEiL if 78H r3H 33H 02H 3AH OH By B7H l:9H CDH 9H 19H C~LY ~nH
OZ50~1AH AFH 32H OH 8il 3J~H ~1)1 B2H B;ZH OH J~IH 02H OEH OQH OH 5_1 02~0H~ I AH 2AH R2H E12W OH F~H O9H CV~ l.. OJ~H 06H OH I EH 7JI-H ~3 52H
02~ H C9H F~ OH. 39H I IH 21H 3E~1 38H OEH ODH CDH D3H J9H. 21 H COH
02BO~OOH 29H 7DH a4H l:lH OOH OOH 20H E6H 9CIH ~2H 91 H 02H C3H OOH COH
0290i~D3H..18H ~5H aOH C2H l~H 02~ OH I H D8H IPH .e~W BOH C2H A7H a2.~J
02AOH 05H OH ~7H C2!1 C3W 99H ~1æH 3FH 02H 32H ~QH qF.i C3H ~3H ~-n 3JLH
~o~aH BEI OH CAH IL7H .03H F~i OH OH OH ~03H F--H C3H OH OH U.'l 02CO~F-~1 OIW CLH 0H 02H ~-H OQH ~2H ~5H 6~1 C3H Oil .02H 3~H C5H of C2DQLi~F~1 ObH OOH DBH I3H OH 80H Of rRW G2H I~SH OH r~ 02.'1 D3W Ill a2EnHE~SH .flOH CAH E3H 02H C:LH DlH 02H CDH 3DH 05H DAH F~H S2H OH 3 '1 02FO~D~ 32.H OH. 371i L:9tl ~r-H 32H ~11 H 3AH 9H By Kit F=Y ;~H
C300H~IPH En OH OH Ill C9H C:)H rush 05~ Q~l COH D9H I8H ~:SH OH ClH
.Q~IOH~3~H Q3H Q5H O O9H 03H OH 3CH IAH 3~ 07H Q3H ~iH O=H I- H I
Q~2C~IH OH CDH t:~H C5H OEH OIH CDH ~3IH OBH C3il 52H OH OH 39H ~31 0110~ Silt By FISH OIH '12H ~3H BEI~ C9H iAH 9H BEH E~H 32~ 49~i C~OI~aEH3E~ 2J1 OH BEH C!iH !::)H 52Y Q5H Q'l YE!! D3H C9H F3H OH
0350~3CH~AH 2LH E3H E~H OH 3JH ~4~1 D,'1 49H J:4H faH 0~ ~3H 23H l:::)H
O bOH~UD2HD4H DAH D5H 03H OH 02H 05H Dlll l D~H B~i 7PH 32M ~E3H l 03~9~F3H2JH E~H BEH CDii 5J~ OH lAH E7H BEI~ 311t B2M DA~l s-H 1:~'1 0:!!10~03H2JH E3H OH 2~11 ~4il DZH A~Sil Q3W i D7H 3-~H 3DH i7H C~IH
Q3~0~21H~311 9_-1.CDH 51H D~H 1~1 l E~E-I 911! 3:2!1 Do 5~ ~7H OH 21~
Q3~E31`1BEI C IH 24H ~5H ash OH DBH 3EH F~ 6H l~H Of I 23H 5~K
QielC;~.3CH OIH DELI 3H !3H. 72~1 DL:Y en IIH .F3H g ~rrl I2H OK 3~i O ~!HGCJ~ ~?H C)3H JFrl ~rl I~H.E2.H 0~1 7C~ I~rl ~57H llH DEW 5Ei 3_1 32.H
03DO~DE~1 3EH C3H f 03H 5)~H DZH OH .3E~5 01H Cal Kit 03K OH .C`3H OH
03e.0~0~t1 03H 7~1 J.FrH ~57H :~ DEH 3E}1 DAH F2H l ;~H 4DH .13H J2ii -OH
a;r~3H ~iH Fbll CSIH C3H ~DH D3H 2~H D~H }!_.! Z2~'1 5~H B~'l IlH ~7H CUH
O~OO~F~ i~H 0~ H ~2~ 5a~1 OH 7~H ~H f OH i2H 9iH BEH DSH EM 5H
O~l~hllil i~1 li-H O~H ~.~.H C)IH 321i 4FH ~:-i ~H g~t ~i 0~ 02iH X:H Dl~
0s20~iD.l~H L:3H F~H 03~t 7~-i C;;H ~rl ODH I F}l ~Fi 7~1 i .CH I FH 2Fr. 19i~ ~H
a43Q~07H G!H ~7H ~H 791f ~tSH 07H 3ZIl D83t BH 7~ H 1:73H 12H D9H B~:H
0~!3H ~i 3;~1 D9H 2 iH C9H 3~1 C~H F.--~ O~!H C~1 F~H C~l FH
0450h~ --H 02H ~9~ Q5H 1:2Li ~BH9 H 37!~ 9H C~H COH O~H t:~h 7-cH ~1 O~O~r~i ~H ~5~t ~4ti 37H 7~1 J7H ~Frt 7Eri E:~H OFH ~t 6r~ 34H 17Hi 7.~X
C~4.7t:11~11~ 4Frl QS)1 C3H 2gH C~H5~;1 L~i .3AH ~5H .3r H ~rH 3AH !iZ~I ~H 47X
D~O~DBH 19H E~ )H gaH i)4H Q5H C9H D8it J8H ~H BOH C~H 30H O~-H
~Q~!1 ~DH QSH D2H 7~1H 0~3 C9H CDH 52H C5H C~ 1 1.~3 ^5H L rH 57~i ~FH
O~OHo~ObH ODH ~:3H 2~3H 05;-i ~H 3kt 05H 5Jti IEH Q3H ~IEH OC3H 06iH CLIH l~ IH
04aOi~21~H O~5H DAH ICH O~5H BZH IFH3 ~7H Jl)H C2X3 ~BH D~H 32.H Ø3il 5FH 2~H
O~CO~lZit D~H BF~3 ~2.H D2.H ~F.H 5~-H ,q~H R3H ~2H D3H Bi-H 4r~i ~i 9LH H
OJ,DCi~C5H BFH ~H 7~3 ~H 3r:ii aæY ~i 22.H FH ~FU 3AH Cll H 9rr~ 5:7H ~H
0~. C1~2~H 05rH 2_H 30H O~H C;~H C9H EDH O~t 3J~H ;~2H i~FH ~7H 3J~H C5iH B~
~FtL~Fr.3 C-`H 28H 05H D,~H IDlt 05H 3AH 03H BFH 8I11 g2H lF! 7DH irY ~.-1 0500~D2H E5'H D~H ~H 77H 2 ~!t 3H Z5H 2~1 BOH G!H ~9H D~H -lH 23H 37H
~slo~csn Oeit OQH CDH 3DH ~H OZH gDH O~H C9H OOlt O~H C9H EIH 21H ~H
0520,L1~3EH F~H 02H 37H C9H UH DaH D~H DBH l_H _~SH 81~1~1 t:AH 3DH O5H 05H
Q53CaW:lH ~at ~5H D3H I ~t I~H BOH C~ 3DH C5H C~ll Z!~H 05H OC~ 4AM
05~0H~OSH D3H S &I EbH RClH GU~ 3DJ Cl5H J9H C9H ~:H Q2~1 3~1t ~:9H 3EH 03H
0~0~3~H C9H D8H 1~3H E~H ~OH 1~9H OIH DUt Cell DH 5~H Q5H C~H 69~ 05rl Q5dOH~OaH IH C~H 5~H 05HC3H Ei~H oæY OJH C~ OOH CDH C9H 05H 37H
0570~C!iiHC~H 90H O~H l~tl 07il OJH CL2H DJH CDH ~9H CSH 0 1 27H SI~ ~'1 0580H-D~ 05tL ~)H E511 0 H 15H C2H 7~ QSH OJH C9H OOH 2Jlt E~t 9~ IcH
0590H--Q5H C IH ~:9H 05H I ~H O~H 7cH CFt 7.7H Dl~! IL3H 05~1 O~H 17~1 O-H 1 9H
05AO~C3H ~JH 05H O~t 37H aEH I9H QH D4t D5it ~:DH E5H ~5H !SH ~:2H 9~1 C15aOH~aO5H IDH C8H 2~H ~lH D~H Q5H lFr~ 32H ~aH a~ H CDH 3~H I ~H DJ H D~!'l Q5COH~OIH C~H l:9~S C~l. ~-H 03H D H H 3EH OIH l:l~H ~8H 03H 79H BOH
05DQ~II l DH ~:5H CQH 3Eii D7H ~H 4~H ~H EOH a5ii 3Ei OIH D3H ~H C~H
C~ieO~O~j C~IH ;~i EOH neH COH C~ C H ~;H Q,H AFrl 3æH 6rH BE~l .AFrH.32H
OC-OH~t5H ee-H 3JLH 4~H 3rH q7H ~H I E~i 06H FcH 02H ~H B2H 06H r~l 0 ~!1 0~500H~ H IIH O~H F::H O~H ~t I~H OJH F~'i 05H 37H CGH 3EH OOH 32H Q5H
O~JO!~3Frl.CDH CDH 02H ~3H ~!1 ~t5H.~leH 30H C21I E-.H nCH .37H C9H COH 90H
0520~Q2H ~:DH 3CH lAti CI:IH 3CH OIH F3H 3~ 15Fl1 aEH .37H C2H 82H ObH C~H
0~3~79H O~5H F~W. ~l ~bH CJ~l 9~H ObH ~H 70H Cr~H O~l.D~SH CDH 9E}i C5~1 ob4oH~CDH F2!1 OlSH 371 DSH 32H 49H 9EH DEH 3AH DEl.4 BEH; Y 05H C~i 74H
5OH~O~i 5cH 2~ 5~ ;Wi ~3H 8e~ rD)I 5~H l:~DH C2H 7411 ~I CDH 57H Q5.-1 O~O~oD~I 74H O~H IH FIH gEH 3~H DZH 23H 3~H OO~ H.37H 04H C H 3~U
0~0~-05H FaH 87H C9H C~H C~H C5H 3 H ~9H DeH 09H ITr; llH ~7H e~ 3H
C~80H~3~H C~ ~hH ~rH C3H OEH OoH O~H ec~i C3H E3H O~H O~H l ~i C3H G~H
OC90HoO5H 0~1 ~CH C3H ~3H OSH DoH ~8H C~H ~CH O~H 2JH FJH B-H 7EH 2~H
O~hOH~7.7H 23H 7EH 2FH 7.7H ~3H 28H 39H E8H OhH O~H H CDH E3H ÇSH C~H
O~BO~-9~H O~H F3~.3~H 6Frl eEH B7H ~H 37H 06H ~DH ~YH O~H FAH 91H Q~H
OC~ H J~ OC~H OOH OOH OOH l:DH ZJ~H 59H BE~I :TDH 32H FOH R~H ~CH B51!1 O~D~H-32H E.~H 3Ei Z~H FZ~ BEH ~H SAH 04H 2JH F3H 3~H 71H C~H C~j C7'i O~OH~OoH F3H L~H 7~H 05H F3H B7~ C9H CDH ~7~ ~bH F~i CDH 89H QCH C3H
O~FOHA~5H O~H OEH OOH CDH ~DH 05H G8H F3H 2JH F3H BEi C~H 97H O~H ~2W
O~OOH~2JH c~H ~H ~H 5AH U~H 3UH 3H BEH 91H 37H COH 2JH _3H 3_H C~H
WlQi~D24H 04H 08H E5H 2.U1 DQ~ BeH ~3H 2.~H 59H BeH CDH 5~1H D~ _IH..C~H
072D~37H 9H 3EH D.IH ~H ~FH BE~ C3H e-H D5H CaH 22H D7H D~! ~H 07H
07301~1 i3E~1 g5H CDH f~l O~H.3~ D.5H 3æ~ ~IH 3EH C9H /:DH 3~H D7H C~
07~0~7~H OoH 3~1 D H D~H ~8H 3EH RC~ D3H 19H C~l .CS)II 88H 7H ~9H 35~1 0~5a~03il ~3H ~8.~1 3EH aAH 11311 .19H 8eH 9~5H ~:DH 81H OgH 3 H 02Y D3H 48 O~OH-OE}J 915H l:DH alH l:~FI CDH 75H. C18~ DaH ~H 02H C2H 79H D7H
0771~148~3H C~H D2H ~!3H 0.7H CDH 2H 07H C9H I~EH 4~ CDH 81H D~l ~SH
0.78C!~H 02~1 C2H 75H 0.7H C3H ~8i~ D7H D3H ~H C~IH O~H C8H 37H ..9H o_i t;l790~03H D3H ~H C~}i 9~H :::2.H 8Ul 08H 32~ n2H D3H 4aH O~H 9~1i C~H 81H
07AOl~ D8H4CH ~H OæH C2H AFH 07H D~ CH e~H OZH C~H 9AH 07H C'~H07BO~Q9H 0.7H C2H lJH 07H ~1 ~2H D.7H 37H C~H OEH t:9H ~H IH 08H D~H
C7COH~1 --oH 02't CZH CFH O~'H C)H ~5H D7H D2H a~H 07H C8H a~H D7H 3BH
~01~1 E~it 0~. C2~1 D3tl OIH D3H ~CH ~iH D2H C9H C~H ~H 07H DZ'I CF.1 07E0~07rl C3H ~e~H 07H ~)H ~H a8H IE.-I OOtl C~:)H 91H CaH ~'H 2~5H O9H 2EH
OlFOH-I~ CD~I 41 C~H J6H ~!'1 5DH :::DH 8EH a3H E3H 5Q~ QH ~! I:~li 5C-i 080CI~H a-H ~H IEH ~H C:)H a-:l ~18H E3H E3H ~H 23H C~H 3Ei 09H E_i 081QH~2DH CZ~I 09H OE!H 1;:;1 g2H 5cH C''H 91H C~9H 25H C2~i _=H 07H C:)H ~H
OR~O~H 2~H ~tH 3EH 29H 22H 91H 3"~ 7DH ~4H E)H CZI/ c7H 07H 1~rl O;IH
0~!3Ct~H ~IH 0~ C~ H ~1 iEH o~nt C:~H ~IH-~_H tEH ~ott~H -41H O~tl O.~H Cu5H DtH C9H C3H C~H O~H QH 5BH 09H ~H 5BH oaH J E~l 31H J tH
OaSOH~lH D8H ~`9H 3EH ~H D311 19~1 ODH C2~H 57H OgH OEs! i3H 3_1 ~SH D;H
OaoO~I~H C~H D2H olH 08it ~H ~H ~9H C9H 3Esl 51H D'H 19H Oc-~ 2aH C !H
Oa70H~II O~tH C3H 5a~1 ~8H Q:SH O~H OEH Fi~ H ~I H OaH D5H C2H nH O~H
o~E3C~H 3E1 3C:H E3H E3H lDH C2H B3H 0~*1 ODH 2H ~IH OBH :9H .7AH ~;H
0890J~7H OoH D3H ~3H Or.H ~r-H nEH 32H D2H gDH D~ll OEH 6~ C:)li 53H Oq~
03Aa~QSH C9H C3H 931! O~!H DEH 9~i ~H C3H OaH '-9H ~FH 32H 71H 3E;I IErl ~IEtO~31H 3E~ DEtH ~?H 91H ~H 0~ ~7il ~H 2~H D9H ~1 IDt~.O!i}l ~r~H.~'I
O9C01i~9HQ4H 1~ DH OS:H Q~H IrH 3rri D5H C2H.9rFi Q5H CDH JF~i 09H 3A~
O~D0~7JHa----i 5~H ~:ZII 15H ~H 3~11 '2!-i 7i.Y ~:H.~H 1~9H 08H ~L.In~
C~3Ei:l,'~O;;lH ~U 921 f~FH D5H J IH 16.'i BFH O~H IOH 3111 6FH B~f B7H ::lH OZ'i o~iF~,L~09H L~i B ri C2H F CE~H 23H l_iH 05H '''~1 ~IH D9H C3H OAI~ D~H DlH
0900.'~37~ C;H l~i nH 2 iH i #i D5H CZH a2H n~H DiH ~i 91 H EIEH ;r)H ~æH
Q~ i Olte~9 111 9E~! C111 9J ki OBH DH JUH O9~i D8H C~ C~i -~H. O&~i ~7i1 C:i~H 7~1 092D.~--a7H i F'.i .33H 57-~ CgH GEH rrs1 l~H E~i C7H D~i QDH CAH 7CH 09H D3H
Q930ff~al ~.~H. DlH C~i 27H 09H- ~EiH Ol:lH t:lH ~H 0911 DaH ~! E:5H.DI.'l '-2.H
09~1~37.'i O!iH 3H 25H QgH C~1 OOH 39H C~i :1LH ~H ~aH ~CH rJH Ollt CUl 09501~i9H Q9H Da~i ~H s~H OLU. r~H ~7~ 37H DB.H ~CH E~ IH C2H 7C1 09H
Q9~OH~0~1 C~H ~OH U~! 7CH D9H D!~ E~S.'i ~iH ~H ~52H C4H ~'i OOH OCli 09.70H~ 7CH O91i D3H ~C~i E6H OIH C2H 6FH O9H 75~H CS~H ~-7H C9H ::3:-i ~H
D9BO~OQH 7'~ DH 59H ~H DAH AOH 04H 92H .78H IFH 47H Ei7.H 79H rAII
0940.~3HO9H IFH ~H FH ~i ~7H JFH CIQH 2DH ~2H 5~H C9H 7.3H Z~H ~i Q9AO}~; IH C.9H C12~i ~H O9Hi C~H F~ 3AH C2H O,~H Li~H ~DH 7EIH O9H D H ~37X
.09BQl~CBH r~i IGH ~2H OAH D~i 32Yi 9EH 9FH 32~i 99H 3r'-i CIiff .7~~i D9H D~H
C19Ct?H--~;tH 3~i 98iH aFH 30ff 32H 9~iH 5EH ~i 7r=-1 OQH ~IH ~rH 2ZH gJW 5i ri 119DOH~3~H 98H aFH BOH 3~5i BFH CDH 7EH D9H D3H 21H I~H E~fH B7H.~!~I
09EDI~O~1 OlH ~H ~EH 09H D~ 'H 3AH 98H BFH ~OH 32H .g9H ~FH 3~H .~9H
O9r{)!~::1rH 3DH 32H 9S~H !~ 23H CZff DH ~DH 7E~f 09H OaH 3~H D~H !3Frl o~OO~BOH CZ~I o~ff OAH 2A1~ 9~H BFil F~H D- H C~H 37~ C9H r3H C~H :~3H
OA10~1~1 GH ~2H C7H ~H ~H Ol~l rllH E5H D,W CDff ~IH IFH 3~H ~3H 32ff 0~2~9CH BF~ OH 4~H 1~7H ~H E5H OlH ~H 32H brH BE~ 3EI BCH 03H 19H
C~OH~H ~Frl O~ff ~H E~L D~ ~H ~EIH CEH ~H 2H ~2H OlH CDH ~I~H 07H
OA40H~-rlH DAH 79H OAH 2JLH 9E31 BFH IIH BFH EIFH C)H 5t~H DDH C;~l 3Frl aF.H
OA501~1~H ~DH B~H~H !~H QI~H ClH EIDH BFil IIH OOH ~11 CDH 5~H ODH QH
OA~dDH 0~ rDH 27H J~H DAH ~5DH O-~H lFH 3~H H 11! C9H 21H OCH ~OH
017D~I~H 7i~H.B2H ~H .1.7N IIH r7H DAH lAI~ 9CH Brrl lDH l~H 9G~ ~Fil O~O~CZ!~ 2BH aAH DOH OOH OOH r~H F~'H O~H F~11 ~H ~I J~H C~ ~!H
0~ ClH ~IH aBH 07H D/H E~H DAH C:)H ~51H Ir,~1 CaH 7EH .OFH CDH ~3H 07H
OAAO~C)AH E5H IIAH ~EH e5H 03H 19H 3Eff B~l D311 191~.alH .3F}L.07H DAff ~1 OABO~I 21H E5H t)OH 22Y 91H BE.1 ZIH DCIH ~ff t::2H ~H DlH CD!t ~2.~ 07il OAC~H ~3ff 07`H ~!1 nJH 'I-~H ~FH BEH 3EH BCH 12~H 19H CDH ~FH 0~1. DAH
O~DOff~H 0~1 I.A8H OBH F5H ~C:DH.42N 0~ ~aH D7H Fll! D,~H F7H Q~l ~UEOH~AFIl 32.H. B H !:9H l:;~H ~s2H 07H ~r~ Æ~} E1711 .37H C~IH ~H ~H
OAFO~I~It 21H 4lH 3~#t C3!1 CIH ~EH CDH ~2H 0.7H 3EH t~IN 32H ~ff ~EH 3JW
OBOOH~ BEH q7H 37H ~ff CDH B3H I.9H C~ ~9H I~H 21H 38H 39H UH ~IH
OLIOI~lEI~ ~Eil .F'sl S;:IH ~Bff I~H C~ ~5H llgH ~H 98H iEH2IH I~ OBH 22~
032Q~55H 3E~t 21H OOH 39!t 22H H BEH 3AH ~EH F-H llBH D2H A~rlH
OEL3~I~ CDH B~ IAH ZAH ~H ~Eff 22ff ~2H B2H ~H ~11 F~H O~ ~H sc~
O~O~BEH ~2H 13IH BZH~sH 2I~ 5H 08H 22~ r5H 9E~ 21H C~ ~9X 22H
OB501~i3H B.EH ,r~CgH l.~ C~ H 9sH IEH F~H 2AH ~:2H 9aH ~EH
~21~ ~SCH .08H 22H ~5H BEH 21H OOH OOH VH æH 53H aEH C~ r9H 19H
037~0EH CO!! ~lH $CH3~H ~LH 5E~ H DH .7CH ~29ff C5~H 3J~H 90H 3EY ~H
O~aOltoF3H 32H S~OH B~ )H 8311 1~ ~5H 0~ QE~ H ~H IDH 13~ DAH Ei~3-!
OB90!ta~QE~H F_H 7r--H.rëH F~ C~H C4H OEll~ C:IH 99ff ODH ~H 59H BDH DAH lQH
Og/.O~lEH..;~ 12.H BS H DAH lOH IEH ~r~l E3~t{ .CAH ~OH 1 EH. ;IH ~1 2EH ~1 OE!BOWH OBH F3~ 2gH C,~H tl5H n3H C3H Q8H Ih1 7EH F~ I~H C~ ~9H IEH
QaCo~s3E~1 31H 3~11 r9H Fl~l ~H C9H LDH 4731 ~H 7rH F~i! 12H ~il ~2!1 OeH
031~0~2~H C~H C~H ~H n~H ~H 12H IAH F~ 2H CAff -7H ~LH ~:5H 12H
OBE0~27H 67H 22H ~1 9EH ~H FOH IAH ClH 7CH ~aH ~SH 3F~ ff 3Iff r~u OElFDff~vF~ H C8H H l.'èH CDH ~3Bff llff 7~ FH 12H ~:~1 IBH XH 32H
DCOOit~19H n~ crlH ~7H IAH 7~ 57H C2H OCH CrH 2~5H l?H OEH O~H ~CH --~H
OCIOH~rC~Y C2H oaH ID~ H C~ H IDH FSH .IDH I~IH LAH FIH C~H 0~ OCi OC201~CDH A;:H H !~:Sll OFH FH 7~H E~H Dr}l C6H OAH Q~H C211 25)11 CCH ~LH
C~OH~ 37H ~1 ~57tl C~H OCH QCH O~ff D5H 21~ ~H C;:IH 0311 l9~.0~/
C~OI~OOH O~H DJH ~L`~J 131! F~iH 7e F~}l rrff U~ SFil DCH B7H ClH lQ1 ~50~1~ 32.~ ~1 8EH FIH ~IAH -~iDH O~ H F=H 21H ~H S~H IE~ E17H ~gY ~: IH
OCi~0~3~H AH ~llH B211 E17H ~H 7R1 ~I CDH 2FH 0~'1 9H 2~ 81 2H
0~70!~ CoH O~H D~H 7EH oa~ EBH 22H ~2H E;2H aJH C9tl 31H ~H ~1 Bl~
o~o~azH 3CH F~i OEIH DlH ~H 3~;1 DIH ~2.Y ~IH a2H C3H 71~H DCH 21~1 Q OHsOOH Q~l DBil JEIH EoH F~ i:Jatl S~l Es~H. ICIH CAH ~H OC~I ClH ~iH
QC,~ 3H 9~1 C~H C~ll ~!H D'`Y ~1 CDH 1 I)BH EISH 20H ~H
OC8QH--~H DCH CDH F7H OCH C:)H 9-~lH CD!I 35H bEIl C:H E5H D~ DBH ~L e~H
OC~dQH C2H ~H OCH C:IH FZH W lS7H C3H ~H ~1 DBH E~H.~:lH C,'l O~Q~Cgll OCH C3H F211 OCH C)H B~H ODH ~H o7H DaH l~H EsSH ~OH ~rH rlH
a:--O~H D2~1 8FH DCH ~H :~ rH D3H 19H E~!l EIH ;SH E3H 3FH BC~ C3H
0'~--011a-J9H C57H DBH 5C~ æ-H E~H OFH rSlH Bl~ IUH l9,L3 C~)H l~JI Dr:!H ~H
Ci~OOH~H DD,LI ~ZH FC:H DCH 7F-3 ~.3H 19H DH .8F}l D~ C:~H 56H C3H ~2.Y
Q~lDH~i:~H OCH t:~H DBLI SC~3 i~SH JOH ClH 2QL3 O::IH C:~H 42!~ ODH C3H 13H DQH
0~20H~QH .r~!.DCH t~FH C:)H sZy ~H. F-H DC~ )H ~H DS~H E!5H 6;:~1 r~H
C330H~2H CQH C 1H F2H OC H (5 ZH ZH C)5H ~:DH r~1 OC~ QH DDH 3~11 ~OHGl~i7H C!i!-l 3~ ~S:H l!.lH JQ~ --H E3_H ~3H !~H ~EH FCH D:IH 19H ~H 7~
CD~JFrl 6,H 7C!1 J~ 6Frl CSi.H 7~H 9~ C~H 7~H aDH CQH 73H ~H ~-H 7J~H
ODbOl~:~t H 5~H ~:;7H ~li 19H ~H 7BH ~H. C~H. D~l Si;~ -19H ~H 7r~H Dl ~13~H
.CD~D~=C~H 5~H ~DH r ~YH ~SH ~H 7B~ ~CH D~H ~3H ~DH r~H ~H~7-~CD3QH~G9H 7ZH ~Iu LDH 5~H QDH ~3H 2~H U H ~-~ nDH :~H 7~H ~9H 77H EIH
C~90H~H 5~H ~3H L~H 23Hi C3H ~9H CDH 7~H H ~DH ~H FOH 67H 7D~
O~ CDH lF~ ~OH E~H 0~ 9~H 67H 7~H C~ H 5DH EbH rOH C9H 0=~
Cl~O~O~i Orri D~i C9H 07H 07~ 07H 0~ C5H iIH OOH ~OH Z~H ~6~ F~.2;~
O~OOH~C~ E~H ~lH r~H t-H C~H C~H 9~H on~ J ~H esx JiFH 1 3H U~( C3H
CCOOH-~DH 2Ll;i f:~}l.~H IAH r~}l rrH ~i OIH OFH :5FH 2~H CDH IBH il~ r_i ClD~C~r~l C~H a-H OJU1 COH C~H Q3H OEI IPH l. H r---~ H C9H OIH ~sH OOH
ODFOH~H Q3H..... OEH 113H L~! E=U. r:-.l.C~ DIH. r3H 03~ )H tl3H CEH B7~ 1~1 OEoo~C9H 3;'H C9H 3H .FaH QS;'H ~3H Q3H DH 2~H JIH 9~ ~rH ~æH F-I
OEloH~IH ~H ~1 ~H 21H 1~ 21.H ~4H OQH ~:!7H 2~ OEH 2iH 0~1 COH C ~1 OE20~2AH Cl--i 21~ .713;i59~ :~31 23H ~i F;:~.~l O_~L.F~! ~H iCH CC)H XH
O OH002H 2C~ H C:~H ~HODH :~i J3Ut BEH 87H C2H ~3H Q~H 79H 57H ~H
0~5~ ~32Hi 73~ 9!~. ;~H7 IH QrH 71 3 H 22H ~i H BEH ~:5H 7DH I tll ~=H. 7 G~OH~I 7~ 7H IH5C11 O~lH 7L!:1 23H 19H 7aH Q2.3 CZH 57H OEH ~H
D~0~E5H ~5H 2~3 8:7H ~3EH '-~1 2~3 Q5H 9EH ~H 5~H ODH.DJ_.EIH ~H DBH
OaDH~YH ~:tH aH OZY CA~ 6FH OE~I D911 50~3 ~oH JrH ~7~ C91l E~SH 21~1 OOH
OEEOt~OQJI 2g~ H E~4H C H ~CH OEil DBH 59H ~SH O~H l:~H 8IH DEH -3H ~aH
OE9~D3H 5~1 3lH 9~ BFH 3CH 52!l 9BH 3FH ~H F~ IIDH ~OH O~H ~It ~IH
O~A01~7DH OEH DBH Cl:~H ~H OEH D8H ~FH 32H 9~313 eFH C~ 3 H 37~ ~C9H Q~H
OE90~0DH CDH ~DH OE~l C9H D~H 7FH.Q'~1 D7H C;:iH .72H O_L ~:DH ~2H 99H 0_~
OE~.i~9t3.3EH oOH ~2H 40H BFH 21H l011 2~H I~EH F~l ~)H 5C~ DH DC!{ D2H
OEl~O~CRH DEH C:H H 79H B7H .C~H ~H OFH 2J.1 _3H 03~ D H F~
OE-i:JH--5CH ODH ~3 02H DFH DEH CDH 1~3H ODH 75H ~JH ~H F2H ~1 31H ~QH
O~rOl~aFH B~'H C~H_3C!3 t~F.H 21H ~4H OOH.DE~3.~rl l:DH 5G~ CDH C~D2H r~
OFOC~QOEH CDH ~lH ~DH 7gH B7H CZH :H 8FH. BJ~H ~OH 3FII B~'H ~H 30H D.n!
QFJ OH~ZJ 11 0~ D011 ~IEH F:;:H ~H 5CH O~H DCH D2H ISH O~ H ~H Q~! 7~H
OF2Ca4B7H CYH 27H 0;~3 ~OH 3FH a.7~ C~ H 30H DFH A~3H CDH ~OH QFH J:9H
~:30H~V3EH DJl~ 32H ~OH aFH 2~1 I~H BFH 79H r~H lOH 77H 23H 3~H O~H 2~'1 O~LOH~I~.H BFH C9H F5~i CSH D5~3 E5H 21H I H BFr3 CDH.~H OFH 21H 1~3H 9Frl aF OH~H h3H DFH EIH !13H C3H FIH C9H ~FH 12H QH EFH 22H JlsH B~H r-~H
O~CJH OEH D9H ~H B7H C9H 47H CDH 7DH OEY 23H.S3H J3H ~4FH DaH. 11~
.Cr70~ZFH E~l CL7H C3H F}3 C5H C911 FtH O~H C~H rEH aBH CaH C9H 2LJl OCH
OFBOHJ5EH 3IH IIH H OcH CoH CDH 53H DcH 21H DQH ~OH IlH~lJH H C~H
OF90H~1CH ID~ 22H 12H 5cH 2IH 15H BrH IIH ADH 71H C~H ~C~ laH 22H L~H
CFAQH-71H 21H ~5H ~ZH IIH aEH.~ZH OrH F~ ~DH 53H QEH 21H ~JH 71H.Il~
OFBOH~BBH ~2X C~H ICH IOH ZZH ~H A2H 21H ~H ~2H IIH H OEH OlH
OFCQidCDH 5~H..Q~H ZIH ~U~H ~2H llH ~2H ~æH CDH I~H ~OH 22H ~3H B2H 21~
~FDOH~ QH FH æH 7~ ~ZH 21H 6~H 92H llH 77H BZ~ C~H I~H IOH 2~ ~9H
OFrOHDB2H 2-H 79H BZH ~H ~M 2~H UH -2H 23H 3~H 40H 23H 35H OQH ~H
0Fi:OH~3bH F~H ~r~i 32H .7H 9EH 3AH ~911 ~EH c~H F.3~ 32H ~9H B'H CS'H 22'!
~DOO~eSH ~EH E3H 22H 8:~ 8H CibH OOH ~IH OQH a~H IAH ~sFH OÇH 13il E~IH
IDIOH~.22Y ~!SH ~crl ELH ~H ~H OEil C2H ORH ~OH E3H. C9H.I:~H r~H GFH 7~
10201~æ~1 5FH 7J~H 2FH 67H 23H C9H ~FH 32H ~7H ~EI CDH ~H IOH F3H 21H
IO~B~H ILIH '5il 3.~H 52H BEH 3DH F8H 3ZH 52H 84 1:~! ~1 ~GH .3DH C~l 1 04CHaCI511 IOH 30H CAH E4H ICIH 3DH .C~ F3H I CH 3DH C/~H 0211 1 ~H .~)H AErl 0~10~ D~H C:)H D5H lOH l~eH ~H E~h' IOH SIB11 ~)H F3H IOH D~H CDH ~12!1 10~0H~1IH D~H 21H J~H 82.'1 ~cH FH 45H C2H C5H IOH 23H 7EH Fri~2H CZH
10JC~oC5H ~0~ 2~ ~EH~-H ~OH ~2~ C~ 10~ ~H ~H-t37H C~H-~H tOH-2BH
1~30H~7E.~ F: - H FH C2~ CSH IDH ~H C~H ~7H JDH 3AH ~7H 9EH BJH ClH F~H
1 090H~0FH 3~H '9H ~EH F~H Q4H 32H ~9H 9E~ 3~H CgH CDH C3H 05H lEH 05H
J~A0Ha32H &H 9EH ~H 3C~ llH C9H C3H C~H ~5H C~H ;~H J~H C9H l~H 05H
IDaOH~32H 5~H aEH 21H DOH ~OH IIH li H 5EH CaH rrH O~H 2~H I '~ 5EH ~DH
loCo~o~3H ~$H ~TH 3FH ~9H 3EH DIH ~2H ~H R~ O~H ~4H 31~ ~9H BEH BGH
JCDoW~32H ~DH ~&1 3J~ C9H 21~ 15ff ~eH 11H l~H 71H C~H f~H O~H 2~H AEH
I~EO~o?lH ~3H 5FH IOH 2iH ~LH 71H IIH BBH A2~ ~H CFH ZAH a~H ~2H
JCFO~-C3H 9FH I~H.2JH 9FH ~2H IIH 62H B~H C~ H OrH 21H ~3H B2H ~3H
13G0~3.~H JDH 2JH 5~H ~2H llH 7.7H 32H ~aH F~H OFH 2AH 7~H 32H C3H ~r1 II10~IQW 21H COH ~OH IJH ACH 3FH OrH OCH C~H ~3H Cc~ ~IH 9JH 71H 1 112QH~e3H ~2H ~-~ r-H C H 53H ~:~ 21H ~H R2H IJH nH B2H OEH r-H ~-H
113~4~3H D~H ~H 2DH H CDH 7~H DFH C9H F3H 3~ r~_30H ~H ~OH ~=H
IJ~OH-b~H F3H AFH n'H ~Y D3H 03H ~3H OAH D3H 12H 3H J3H ~3H IAH 3-H
1150~-BCH D3H J5H l~H rrH ~3H J~H 3EH ~H D H 19H 3_H r-rH ~H 29H D~H
IJ~O~-D~H ~H gSH J2H C~H ~H llH C~H ~H 19H C~H AbH IIH C~H C~H OSH
l17DH-C~H ~;æH Ç7~ C9H '~H 37H H 59H ~3N 5~H D3H ~9H ~EH 7JH D3H 5SH
Il~OH~03H L3H ~bil JDH iE~ 79H ~2H ~3H IIH l~H ~H D3H '9H 3EH 37H D=i IISOk~59H C9H F3H 2~H ~bH D7H ~H 9aH AOH lOH .--~H C9H r3H 20H ~H O~.H
IIACNDBCH F~H BOH ~OH F3H C9H 3H ~OH 30H DOH C~H ~H.COH 9H . H
119DH-a6H llH 7EH ~IH 77H C~H 7~H -6H Ol-.H 4FH 3~H ~JH C~H ~H IIH J7H
IJCC~-o~H ~2~ 9FH llH ~FH ClW ~FH C~H ~F~ LUl~ ~H FH ~DH ~-H l.-H
13CQH~AH ~J~ :5H ~9H ElH l~H ~9~ rH 9~H ?~H e9H B~H _IH C9H 21H OQH
ll-OH~OCH OJH G8H QDH 1~ B7H C2H ~hH IIH D9H ~U~H ~9H ~--i 3DH ~æH 99H
I~F~H~aEH C2H -4H llH ~tH C9H 1FH ;cH OIH ~7H ~H ~H C2H C5H I~H 7 H
120DH~ H Z~H UH FAH ILH ~FH ~LH 12H ~gH I~H OOH OOH ZæH 9FH a2~ ~H
L2~QH~QW 32H 9eH BE~ 2~H 9F~ 3E~ 3~H 9E~ ~EH ~H ;EH ~IH C~H 13H 75~
1220H~17H ~2H 9EH 5EH D2J1 IJ~H 12tl 23H ~AH B9H ~E'.tl 3DH 32H ~9H ~EH CZH
1 230i~1 12H 37H C~H ZAH ~Ftl 8EH V~H 9'-cH 9Eil ~FH ~7H C~H H 12H I I H
12~0~H OCIH 2~H aC~H 9~1 7EH 0-cH 09H ~H C~H 5-~ 12H JFH D2H ~9H J2H
125D1~13H ~:3H ~H 12H 1~5~ 23H 22H ~SH ai~:H ~H ~H G~ DIH D;~l 2H I~H
12~0H~ H 3~H 18H EiE}~ f37H C~H i'F l J2.1! 3~LI ~SH ~IEH 5JH l;~H ~H 12H 3AH
IZ~ aAAH BEH 9~ CB}I 3~ ~DH 3E.H .lDH ~7H /,DH gEi C~H C~H !~DH 13H 3~1 .12~0H-A9H aEH 3DH 32H ABH 3E;i C;2H C3H 2Y1 13H 3~H lCl(l~H 3DH 32H ~CH
12gO~-e~ CD~ C3H ~H l~H ~H rrH.32H A~H 3E~ C~ 25H L3H C~.~ 4~H liH
.12AO~C~H 5DH 13H C9H 31H ~aH B=H Ird F~H D~H 3~H 12H FIH IFH r~H D~H
l230~ H LZH FIH IFH ~2H Cg~ 1~H C9H 38H C3H _bH O~H COH F3H D3H ~OH
12CNH'CEH r~ DhH 9~H 3H ~f~ 3æH ~BH 9EH 32H hBH B~i ~-H ~6H ~7~ lF.H
l2~C~-~EH 2JH ~H -H 22H ~2H a~H 3~H r~r~ CDH 92H llH lAH ~H B--~ ALH
12E~H~32H A~3 3EH D3H D9H F3H C~H D8H O~H ~H 04H COH F H OgW ~H ~_H
12~0H~r~H~O~H 8D~ ~EH 2FH 32H ~9H 3rH -H ACH 9=~ 3-H O~H.3æH BOH ~-i 1300~21H CU~ ~H.. 22H B4H E~ C3~ H 12H DaH OaH E~.JC~ C H F H Q~H
131~*~F:! C6H 93H 3E~i QrH 32H ~LH eEH 32H ADH 3C~.1 3EH ObH 32H 31H ~H
I~L20St~2~H ~H 3E~ 22HE~IH BrH C3H D7H 12!t F311 O_H 0 H 015H ~H J~FH ~2~1 .1330~.8H 3E~ D8H ~QH3A!l ~BH 9E~ E~H F=rl ~2H.~E~H ~E~l CDH 9C11 IIH 3~il ~3~6D~. BEH BIH 32H A~ H .F~311 ~9H F3H IDEH OCH t~ Ai~
13S0!~32H ~H ,3EH DEIH ~1 3~1 ~3Jt BEH ~SH Fi~H C3H 39H 13H F3H OEH 30H
L3~D6H 9DH AFH ~1 MH EIEH ~aH BEH E:~H ~H 5:3H 39ff 13H F3H F~
1~:7C~E5H C5H CSH CDH C~3H 15H F3l.2~!H CJ~H EAH 13H F~H Cl~ D~l :FH 131t 13~0Hs~3)~1 AFH ~EH 3DH ~H FrH llH 3ZH AFrl 9~ JZlH B2H BEH ;!3H 70H 22H
1~90~a2H 9E21 D~3H ~OH CIH DIH Elil FIH r~l C9H F31~ F5H _5H Q5H CSH.C2~1 13J~Oh-Z2H 15H Fa~ 23H U~ FIH J3H F=H OAH D2H Ftrl I~H 3A~H BQH B_H 3DI!
.33B03~C~H FrH ZH BOH BEH 2~3 g-~H 8F~l 23H 70H 22.~1 B4H liEH D8H L~
I3CI:I~C311 .9- 11 1 3H F3H F~iH E~H C5H CSH CDH 2CH 15H F H 23H ClH F3H 13H
13DO~Fi~l OAH D211 Frl 13H 3~H BIH B!~H .3DH ~Atl Fril J ~H ~2H BIH BEH ;~H
,llEOH-~3~H aErl 23H 70H Z!H E~H B~ C~H 9~1H 13H 21H SL~ 13H ~3H C3H 2~ ~1 1.3F~Hal~H 21H 9~11 J.3tl 5H ~H 5i~H I~JI 21H .~-H 13~ 511 C3H gDH 1- i3 21.H
3~0H~9~H 13H 5H l~t1 ~JH 2EH :IDH ~:lH i~H 13H 3CH CAH -~H .13H r3H 5~1H
~JOH~H3H CI)tl 9H I~LH CDII H CDH 7DH l~.H C9H 3~H A8H l~:H B7}1 C~l 14;,0H-3~H A3H 3B1 F~H.OCH DOH DBH C8H E*l 0211 C~ H 2.9H J3H C IH 29Jt ~IOH-13H 2~H B12H 3Eil a)H ~FII 14H D.8H 2~H a2H BEH 7EH. 3H 2~1 35H ~H
1~01;~32}1 BBH GEH 3AH 481~ 1 FbH DIH 32H ~BH aEH C9H l~ui /911 3FH B7H
.IJ~501~CBH 3AH H EIB1 FEH D~l DOH D8~l ~iH E~H.D~)i C9H ClH ~AH 1~ CDH
I~LOlt~dAH 13H ;!~1 3~H 3EH CnH ~EH 14H DgH 2~H 3~-H ~Eil 7EH a~l æJI C2H
Ji70HmBE~H ~ZH C-~H 3E~1 3A)1 ~aH BEH flSH 02H 32H ~8H EIEH C5~H 3~1 ~li 3Eit O1~37H ~H .3/~1 ~!1 IIE!! FE}3 OCH DOH OBH Ct~H E~SH 2!1H CgH ~H 511H 13H
l~saH~ ! 51~H 13H 2AII E1~11 BEH CDH ~LI .14H ~1 2~H 3~i ~EH 7E~i Ei3H 22.~1 l4AOff-L:13H ElE~i ~1 caH ~E~ ~H 4~Jt eEH F~H Cl~H eH 8EH ~C9H 7FH F--H
F.;:H 37J1 C9~! 2eH Ei~H ~H DJH ~i II~H IJH JlOH ~FH CDH 51511 O!:IH ;~2H
J~H~ E3ff CQH E:~H OFH ~IH E8H J'IH ~FH 7~H OFH t)FH OFH OFH E~sH Oi:H l:::!H
14DOH~ 5 14H 07H OJH 131H ~FH O~H OOH 21H FBH 14H ~9H 7EH F*l rril.~
I~E~E4H l~,H -~7H C9H CJH S:3ii FF}I 131i F~i O~H D~H F9H J~H C~i F3H 14H
F~C3H F~H 14H ~EH .G2H ~9H ~!1 D3~t C9H 3:~H ~:9H OJH 0~ 0711 2~H 02H
J500~ a5H OeH OOH O~H ~SH Og~i Z3H FFd F~ 11 3E31 DIH 32H A7H BE.H
J5JOH~D3H 40H 4TH E~H oFH ~i E4H I~H 78H E~H FDH C~H E~H J~H 78H C~X
1520~C2H 14H 3r~Y n21i 3?H ~7~ ~Eil ~BH 4~H ~;H 12H 15H 3~, D3H 32Y
Ir30H~E~ ~BH ~OH C3H..l2H l~i lA~ ~CH B~i C~H 21H R H aæY ~F'1.3~H
IL40H~d~l BEH g7'1 C~.H ~8H J5H r3H 23H 5E~ 23il 56H 2~H 94H BEH C H
Ii5DH~?5H ~6H 3~tl 2?H ~4H BEH 7~1 ~H O~H 4Fri lUt 4~H 3EH ~7H 79H C~H
ISbCH-~4H 15H Cail OTrl 3~1 5eH ~AH 7~i IEH IFrl IFH E~H IFH 32H AIH 5E~
IS~OH~23H 5~ ~lH 5~H E3H ZæH 5DH g~H E3H 23H 5r.H 23H 5~H tH ~2H ~BH
J5BO~aEH 3EH OIH 12H ~DH BH C9H ~FH l~H 4FH BEH 32H ~-DH aCH 3~H AlY
1540H-~aEH32H ~3H BEH 2~H 83H EIEH 22!1 7Frl }~Eil F~;H 2~H 7FH B~ 3EH OJH
IS~OHla~2H~FH aEH ~H I~H 9~ ?~qH D~l 2;~1 DFII 3r~ 2~H 7.94 eEH 22H 59H
J5BO~aEH23H 22!1 75H BE~ H 08it J6H D~H C~l 15. ~Y EAH a5H DAH ~H
ICrO~J~SHFBH.2AH 7BH ~BI E3H.~ 79~ 3EH ~H 5:~H DDH l~2H J5H 2~HI5DC~7FHBEH ~9H.3E-i OJH 3ZH ~Fri 3E~ DFH Bri ~H 94H 23H ll~ H
J.5-~J5H C3H A~IH 15J1 ~1 I 8E~ ~7H 3~H ~H q_~ 2JH I~OH COff 06n 01H
1 5rO.~Y F~l 15H 04H 2;~Y o~H 3~Y aOH 32H ~H g~ H ~`5H C9H ;~Y
J600~8H aEH ~3H r7H 1~ ~1 ~H 05HC3H .CIH 1!~Y. 3AH 93H 3~H B7H.r~l J410H~3DLI Jhil 32H 5i2!~ I.~H OlH 2~ DBH.5EH 2~H 5~H ~H ~Frl B_i ~2H
I b2tl~ ~19H I 6H ~5H I J H 5CH BAH ~H 59H BL H ":1~1 ~.Frl I 1~ 3J~H qH c-Y
16~7H CAH 5-~H I~ H ~3H D~H C~H H S~ C9H IJH WH C~!1;~E~H OIH CAH .IGI 1~11!~ C H IrH I6H i2J! 5BH Bc-Y ~5H I)H 9DH 3AH
1~50HoC3M 27H I~SH 2Jt~ 5911 BEH 29H IJH ~1 19H '-H Z3H 7E.~ H 7C!H
l ~aEH 2FH A4H 67H ~7BH 2FH ~ISH ~FH ;2H 7~H 3_-1 C3H 37H I ~H 2~1! 7DH
J670~1~H JDH ~3H ~rl 71~ 7H 2~t 59H ~.. 23H IJtl ~H ~Y 191l ~:1 1~80t~23H 5~5H ~H 2~H.7~H BE~ ~DH.:!FH L~ Bll~ 5rn 7GH 2.~ 12H 3011 5~1 1~90~-~1H .72~ 2BH ~3H E3~ 22~.;LH ~Y 22H 63H C9H 21H 5JH 9EH ~5H
1~AOHnC2H FlH J~H 3~H OAH 3AH ~H 3~H 9~H QH C~H 16~ ~H ~H ~F~.i7~
l~30~1F~ C~H C~H 17H 17H l~H ClH J6H æH 96H 9EH 32H 9CH S~H ~3~ 21H
16CO~B2H 82H EaH ~DH ~FH ZSH lF'H 3~H 5~H 8~H ~'H 9~H 3c'H ~gH ~FH ~1~
.l ~û~ ûFH CAH E~H 1 ~5H B9H r~ F~H 0~ H li H ~.H l~ H lE~
H~O~H C~H B2~ I~H ~FH 32,'1 ~H BEH .21H ISH ~=~L ~1 BIH B2H ~::3H B5H
JL~Dli~J5H 1~1 ~5H B~H IJH C~H 3~ 50H 3Ei1 32H ~H BEil 3~ 8111 ~H
J7X~6;'~ H ~ a~H c~ bH C~ B2H I~H ?IH 15il ScH
1710~22H ~a~ BEH 22H S~H BEil ~H 37H ClH 2~H 1~H . Wt 2D~ H.~!
IJ2D~1 35H 17H 37H 3Eil F;:~H ~IH ISH 5E1 ~æH ~H BE~ l:9H 3~1 ûLH IH
1710~77H ~OH C:~ 29H 17~1 lCH CIZH 21H J2H 71H ~1 29H J~H ~DH ~H ~1 1 7~0H ~6~ H ~Z~ H 8e:s~ Wl E~ BEH 7EH 3 H S~H 9~ 2~H C---l 23H .5~J~ Z3H
I ?SOH~-22H PCH Ei~ ~H 22~ ~H BEil I I H ~) B6H ZAii 99H 9 H 29H 19H. 7E!i M ?~H .7Eil Zf }l 51H BH 22H 7~H 6~H 2AH ~53H 9c~ !:~1 he:H
1 ~70~1~$H C~l AH Q!~l 2~1 e5H BE~t ~H 2~H 7H g~ C~H !~H S~H D2H ~H
.1?~1 ~H C3H ~iH l ~H ~l 27H ~AH ~3Ei 1.?~1 S~H ~H. ^5H C9H C:)H t`'l~
J790~2~H ~::311 3EH I~H 21H 5~1 BEH 35H C:JH 315H SOH _~H ~H BEi IrH D~H
J7~01~or~l IJH J~-H DA~! L9H IE~I C.9H 22H 59H B~ L~H 4 IH J-8H 3~ 40H .32~
J BD~99H ~EH EBt1 2~! 7 H E~ D~W ECH I 7H -~iH .aH B~ll IJ H 75~H 32H 9 -~
.;7COii-9-H J9H l9H C:IH I~H 12H ~ff E7~1 J7H.~9H 22~ 9H ~-H .C!:)H
17D~CH J.BH 3~!H E~ J7JI Fai OJH CAH FOH 17H 1~1 DZH B7H C_H Oit.17!~
Il~O~Ll 12H DZ~ 9H I JH Cs7H AFH 2111 t10H OCZM ~7H ~H 3~H I~W ~Fri J 1:FO.~2AH 55~H 8~3 2BH WH 2JW 5CH ~H Z~H 75H 9EH 2.~ 9~1 9E~ Çl~H .U~
J~OOI*-J~H DAH IOH l~H Z2H Q9H li~ F~it 02H ~IH ~7H I~H 3H E3H 18H
J.810H~3~!1 4~t PE!l E~H F~l ~2H ~11 BE~ J:9H 211~ 9DH BAH 22H 75H 13EH 2Ail F~2DH--9 LH ÇiE~:I C I)H A7H l:~H DJll ,''H 1.9H Z2H 9111 aa~ ~7H lali 3A~ 4 .1.~30H~aEH e~5H FDH 3ZH 4AH e--rl :57H .3~H S)H ~H 2fil 2,4H g~ BH ~~ 7~
~E1dali~11 7DH ~H ~7H ~H IJH F4il OLII L~ H 5~H liDH C9H IIH ~UH B2H 2AH
J~5~ggH 3~H 29H .19H 5i~1 23'H ~H E9H 22.'1 6311 EIEH 3~ D3H ~2H ~5H B~
labOli~21H FJII BEH ~SH ~59H 2~H '45tl OOH ~1 2~H tH D~H 9~H 1.8H i~H D5H
l.B~70~BE~1 rcH Q5H C2H 5~0~ H, H 2~H 5~5H 2~1 ~53H 8~H CDII 5~H ~DH CZY
I B~o~a3H IE~H C9tl ~H 5:7H t~5H rl~ll 9~H J~!H 22H FIH BEil C~H 9LH ~H C::H
J119OH~B~7H ClStl Fa~L ~EH 01~1 ~711 _9H FaH ~lH D5H aEH 3DH C2H 5DH JaH ;7H
I ~O~H ~3~1 CDH .IIH 1 ~H 3AH d8H aEH I FH D~H BSH I~UI I FH DAII ~)5H 18H
18EO~ I FH D~H ~H ~ItC9H 2IJ1 8~?~ B~H 3~H 4~ ~cH E~H F~ 32H ~aH 9at J ~icH ;~;H 5~H 2~ H 32H 93H 3EH E3H 22H 7FH ~3e-H 3EH ~OIH 32H F.-1 laDO~eEH C)H 9AH ICH C9H 2.1~ C2H 9EH 3AH ~3H .3EH EISH F~H ~'~H BCH II~H
I~Olh21H C8H 3cH 3AH ~EJt 3EH EI~H.r3H C3H eDH I~H 2~H 59H aEH IIH DEH
IBFO~a~H C;~H JrH 11H 1~1 9H BEH F~H 02H 3211 ~9H 3E.~ ~H OOH OOH 22H
1900H-9CH 83~ 9H 31H^~19H 3EH.~H 02H C9H 21H D~IH 8EH ~5H ~COII 3~H ,~OH
1.910H~21H ~IE;I BlH 22~ .7.5H 6E;1 2lH 9CH R~;i ~H L7H ll.H DAH 23H J~H Z2H
1920~9CH æ~H C9H 3~H d9H 3Eli E~H ~DH 32H ~DH ELE;~ C9H 3, H - ZH 31H
1~30H~C9H J~Frl 32H 42H Pc1 P3H C::)ll 27H 10~ C9H F3H 31H Frl 8EH ~H 39H
l940H~l1H CDH 9FH IFH C~H L3H IJLH ~H 13~1 IFH lH 0~ 32H EH 3c~1 ArH
1 ~50H--32H ~H E~E~J 12H 4DH lEH OoH 32H 52H 3EH CDH 27H JDH DCH H
19aoH~lEH UH.QA 3FH.21H ~H 19H 22H ~CH ~H IH ~OH OOH 39H æ~3 53H
1~10*~8FH QH -Dtl JF.A C~H D~ JFH CDH .89H IE~3 C~H ~3 19H DAH ~3H IEH
1980~C2H 5~ 3DH C::IH ~BH 3FH ~tl. F1~3 ~ÇH CS~ 3 97H I~H C3H 74W 19H DE3H
1990~8H ~r3 D2H 1 ~3 .83H ~5H C9H DaH OPH 17H 1~ J7H 5H ~3H F--H C13H
19AOH~COH C3H .`OH 3FH C!:H .3 3 19H 3EH FrH 32H 90H .3EH 2H ~2.H ~EH i2.'1 19BOH~A3H aFrl C9SI IE}3 ~5H ~3 ~3H 3EH .3DH D3H lSJH ~EH E~H D~H olH 3c--i 19C:lH-DFrl D3H ~3H C9H OcH .FIH C~H ~9H .39H OEH OQH OoH 09H IEW r-~ C;iH
19DOH~52H 1~ C9H C3H 5Crl J911 7=H FE~i . IH ÇaH ~FH C:IH E2H 19H 2.3H ~H
IgED~D~H 19H D8H E~H BOH C~H E2H 19~ 79H D3H ~OH C9H 31H 90H BEH
IPFOH~ AIH ~F1H :~L9Q~1 e~'L.CDH 08H I~H '~ 7.9H 2FH ~Frl ~H 90H 6rH 31H
IAOCl~ ~2H 9~1H BEH ~FH CDH ~..J~H f9~i 3EH. P8H ~IH ~H ~!H I 9H C9~
IAJOH~H F7H DDH 9H 19H OEH F3H ~:DH F9H ~9H C~l OEH ~H C~H EDH 19H
IA20~0E}~ DF~ )H r5'rl 1 ~H l~H DEi~. D~H C~H EDH.19H ~OE~L_rrl C:)H F9H 19~
J l30~C9H OEH aEH J:DH. E3~1 19H ~EH 7FH C2H F9H 1 9H CS~H OEH 7FH C~H EDH
J~0~-9H .QEH t CDH F5;H 19H C9il n-H FBH C H EOH ~.QH Q~1 F7H ~H F9H
J150H~19H C~t3 CDIl 5CH 19H ~! ~H F~H J9H Q5~1 UH C3H 5cH IAH FH C~H
IJ~oO~5CH~H FLH CDH Fl:~ JaH ~FH CaH F~H 19H 1~4H ~4H 32H ~2H 9EH ;-!1 IA7.0H~19HD'H ol~ ?H 14H .C9H 79H ~2H A~H 9i31 3E~ a,~H D~H ~LH ~HIAloH~E2H19H C;~H ~6H D3H oJH F~H J9!1 ~H OE~ FDH ~QH En l 19H
IA9DH~H C~L 52~ 1EIH ~I:1H 67H OoH OOH ~ZH AIH L~H 9~H CAH 1:3!1 UH ~H
~MO~Q3M O~H. lL?H AIH JAH 7al1 F~H JOH C:H C3H 11H a:7H 27H ~H H
lA90i~FOH C~l `:~ llH CDH .~Frl CDH chHH~ C2H 153H IAH 7.9H ~It De:l..C~
IAC:~1~63H IAH C911 OEH F~:}1 ~H E2H 19H C'3H .9CH IAH 3~1 loH -9H 3AH S~H
IADO~EH a7lt c~ ~H ~H C;IH SC~I J8~ OEiL C3H C3H r~4 1.9H C9H ~EH Frl IA0~H 6BH 1~1 1~1 77H I~H 5H B3H l~ Cl:)H ~H 19H C:)H 31H I~H CSH
.IAF~C~H O~H .IEIH DAH ;H l_H ~H r:lH IJ~H 57H ~SH 3F:1 ,F~1 ~aH ~H 5LI
~8t:0~1E}1 r~H J3H C33H 37H :3r~ JAH C9~1 DBH ~IH -~ 1 3QH C:2.H I H IBH DBH
1810~51H E:SH OFH C9H ;r~1 ~OH H 6111 60H C:iH 37H C;'H C5H ~lH ~OH
Ig20~J9H ~H 9DH 19H 2~H ~H ~FH .31Stl Frl ;:~H ~il 11~ H A?H IBll: ~1 19~ FI rcL OFH D~H 3._H JE~l r-H .3lH ~H ~H J8H F~ 14H ~Cl~ 6r't 1~1 13~1~r :l ICI Clll 6~1 lBH r~l 23H DZH ~Eil J8H DSH rAH 9RH IE3~ ~H . fiH
lCO~al9H ?'H n~ l~H -~H laH C:IH 9DH I~H Clii 2911 19H ~It 90H BIH ;13~
I~OHdll? ~H CIH C3H l~ J~li ~H 76H l.9H 37H ~H E}i lIH l:;)H B7H r H
J ~70~WH 7~1H 19H Fl~ CIH H 21H 0~ 8r.H ??H 7r 1 .-E~ olH ~H H
JELOt~lgH .-~1 JFH.1:2)i 7AH 19fl 3~1 rrH C3H 7.U1 1!3H_lH C;7H 2IH DEII aF~
1~90~71H ~8H 2~i 3~11 ;F;I OOH ~4 ~211 IBH 23H 3~i ~iH ~:9H E5H 2JH n~;i IBAOii~BFH ~H 2iH L2)H DiH IQh EIH C~H IEH ~H H C14 EDH l~lH l.'i i 5i30~rr.i 12~f C~l ~1 I~H IS:~ F-!l I AH ~AH EOH i 5LI ~i F~ 22H CAH EOH
.19COi~JBH IC:H F~l IIH ~H i_OH iBH )CH F~l J9H C~l 0H JB~ l~lt FH 21h .I P~OH~W1 E~i I ~H I H FE.4 DH C~H E~H læH rH F~ 19H CUl EDti I ~H 1~
JEI0tio~7.BH C~ii C2~L FC~ JBH E~H J~Fri 7JH DFH 31Fri I IH InH 9F~ IAH F~H ~JH13rOfi~ r~..i I~H 72H 23H 1 7H ~H E;DH 19H 71H EIH.~H E54 2~H ~::H 3~H
ICOO~SH hi~tl D;!H C~H I~H .~H 7E-i EIH ~:9H ~H IDtl JBH ~H ~3H ~H DIH
I C I Ot~ODH DAH 22H i H E-iH 2AH99H eEX C;IH c H C~ I n2H I EH f l~i 37H
11:2~iH C9H FIH 3~il C9H DE~I F~i ~)H iH JlH O*H 1~2H Q~ OOi~ 21M 2ûH
IC30.4~00H.C:3H 40H ICH ~Ei$.FtHC3H PlH J~H 0~ Q3~ 1 OOH 21H i4~i OJH
I~Q~22H ~S~tl F7-i ~H t:)9H l~i t~H F_;i 31H ClH 5SH JCH ~ri ~H ~H 5~H
IC50i~1C~. Fi ZiM ~2H .9~1 IEH ~H. rrrH L:)~i ~i 1~1 FJH C~H C~ C9H iSH
JCSOt~i ~4H l~i D!3H F~t 2~H '-~H .~H Ir;l 22H 59H Eh=i ~X CÇII J9H O'-i ~t .7DH-~3FH CDH ~3H I~H O_=i O~i ZAH 5DH Br~ ;H e~5H. ~iDH OEH O?H ~H ~IH
IC805~2Iri OS'H ûl~H 2;~LI ~H aE~I C;;ri Q9H 1~ i3~H S~8rl l-H F5H 7D~i 37H ~i IC~OH--~)H l!~i ~21~ 5~1 BEH O~l i-cH .CDH a3H Ih!i FJH C9H Di3~i 7,EH ~i ~3ii LCAOH~llH ObH O~H û~:H OOH 2~i ~OH OFii ClH ~i 11~ 21H D~H ~8H OE~I C~H
ICBO~H a31H IS~H QEH 04H ~llH 5~H J~iH DEH JEl~ E2H J9H Q~ 04H ~IH
1~5CH. IgH .~FH ~2H 5~H ~EH QH F~H IAH C~H B311 IJ~ EoH ~FH F_-i 12.H
lCM~c2Hi E5H l~i 3=H 90H OEH i9H 32H 58H ~_H C:;111 f i J H C~ .F~!1 l~i IC~Oi~C~ IQ~.E~H 3FH F H 2~H C2H 98H IFH 3A~! 5~H 3EH C9H C~H Y~
JCFO!1~IBH 7E~ F_H F~H .C H ~H F~ IEiH ~F~I CDH E2H IQ~ H ~H FIH ICH
IDOOH~llH O_H 3'FH 7CX I~DH AFH ODH =~H OFH C2!1 2~H IDH 34H ~:ZH 2CH ICIH
IDIOI~'DH I~H 01~ E~5H Dr--H C2H ~5H IDH BSH C:)H 20H IDH C3H ~rH IDH
.ID20~1ZH 13H 3E~ FrH J Li ~H CDH 20H IDH 7CH --~5H OFH C~H 2DH L~IH 7aH
ID30H~H ~:~! ODH r~H Dl~H CDH 71~H JDH ~DH EtSH OFH CDH 20H IDH 21H CIE~I
.ID4Q~BF71 CDH E~H JCH C9H C IH 5CH I3H BH 2JH OeH eEH CDH C9H O='H 2IH
JD50H-~OEH BFH CDH FIH JC~ H 47H EbH 3FH FcH D~H D2H 98~ IE~I S7H 6F'rl IDoDH~H OOH I~H ~FH IDH J9H rH H 56H 21H ~IH 19H E-H. eBH ~9H f9H
ID70H- 1DH 2H JEH 3sH ~H LL~H IDH I IH O~H F9H IDH OC~ .UI ô9H C~AH 9~1 IDWH'IEH 3JH 2E!J1 791~ 2.3H CE}J 2DH COH '17H C2H 2FH .9EIH IEH 90H IEH EDH
ID9CIH~9H 73H 24H C~H 2EH aFH 32H 77H 30H 98H lEH 98H I E~ DlH 2~H 02H
JDAOe~251~ E7H.2CH IDH 12H J7H 31H 09H 34H 9 H IEH CDH FDH I~H ClH ~IH
.ID00H~1.9H EISH 3FH F~H OBH D,H 9oH IEH FEI Q~H D2N !;8H la~ F~H C:7H ~H
IDCD~I9H F 11 ~/!SH J:)7H B7H ~;:H 2~5H OOH C9H DEH ~--H DN 63H llH ~:DH 18H
Jl}WH~JDH I IH BI11 IDH 19H 5rH 21H 5JH Ei3H E9H DEH 7Frl CDH ~53H I~L ~H
IDEO~ FCH I~H C,IH 61H J9H E:~H .3F.H FEH DE!!II JH SEH 315H FcH ~O~H Ç~H 97H
lDFOH~30H FEH J4H CAH 35H 3JH C3H 9aH JEH ~H FDH CDH ~3H I~H 73~.17H
IEOOH-02H 99H 3~H CDH FDH J~H ~1~ olH 19H E6H 3FH F-~H ODH C~H A9H 3~H
\EICH~rrH 09H CAH P5M 3~H F~H ClH ~-H H F:H JCH CAH ICH 34H C3H
IF7OHI93H lc~H C~H DFH.CDH h~H I~H ~8H 17N n2H 9~H 38H ~DH Ae~ JDH.IIH
IE3G~F~ IDH C3H D4H IDH OEH 3FH CDH ~BH l~H CDlJ~4 IDH llH 90H IOH
lE~OHaC3H ~H JD~ 3 H ~FH ~F~.LD~ A4H J9H lEH a3H ~?H 5JH BEH C~H 57.H
Ic50H-JEH CDH DEH lAH ~3H ol~ 19~ CDH E~H J~H 2~H F7H 37H O~H OCH C~H
Ic~O~O H 19H 3~H 57H -oEH 4FH.~H EZ~ 15H 3EH l~H D'H IPH CDH ?5H O~H
IE70H~3EH BCH D3H J~H C~H CDH 51~ JEH 3EH OFH D3H olH CH E9H llH CDH
IE20~9GH IFH ~H 12H ~EH 4FH COH 68H IAH 3~H 13H~3EH ~FH CDH t7H llH
ic9.0H~2~H 53H 5E~ f9H 2~H 55H 3E;1 E9H ~cH 9FH 32H 57H ~H C3H 75H J~
JE~0~3EH 4/.H C3H 91H IEH 3EH 29H C3H 9AH IEH C~H E9H JlH 21H I~H ~It IE30HD~OEH OOH C~H D3.~1 J9H IDH FOH I~H CIH 78H JEil ~)ti C~H 19H 2JH Og~
OH~38H 3EH rrH ~2H 57i~ B'cH ~Y 5DH JEH CDII FOH IAII C3H 61H 19H C~H
IEDOI~C~ 19H21H ~SH 3~1 C2H 5D~.JH C9H :~2H SJH B~l CDH .t:FH JE.-I ClH
IEEOit--rO~I J~H C9H CDH Illl IIH 3EH 951H CDH DS~H IEH C9H E~iH CDH C4H 19H
IEi:oH-OEtI 7i~ CDH B3H JlH DcH WH 2J'H 7~H BEH CDH ~15H JDH C~H ~5~ IE~
IFOOHrJU~ O~H OJH 311 52H llH 3~H .8EH eE~ H 215H O~H O~H QoH OH ~H
JFJOH-I.3Zl ~IH C~H CDH E9H I~l OcH F~H C~H 3H 1~ ZIH 20H 3~H OE-I OQH
JF20}~C~ H D3H 1.9H C~H 3CH I~H .!:!7H CDH 1:~. IfH .C~H 75H OBH CS;H CIH E9H
If O~l lH 21H OE~ .38H OEH C~H C~H D3H 1 9H C~H 31 H l lH FO~L 1~ C~H
IF4~H~78H IEH E~Y ~FH.F-rl 31H f:!lH FcH 2~H C8H C3H 98H IEi~ C~H D_i lAH
1~0H~2JH F_H 37H 05H OOH C~H D3M 19H 3cH FrH 32H 13H 9E~ 32H ~2H a~H
1,~60H~C9H C~H C9H J9H 3~H ~H 3 H 37H.C~H 7DH Ir~ 21H 25H 3~H OEH O~H
IF7QH~CDH ~3H JQH C~H FOH I~H _~H 3FH F~H ~IH ~æ~ ~IH 19H 21H 2Ul 3-PH
JF~OH~Or~ O~H ~H D~H 19H OH 3~H IAH C9H D3H J~H E~H 01~ oeH ~rH OJH
IF~aH~CDH 13H JAH C9H D3H 18H __H H r~H 3AH l9H ~H 2~H I~H C~H D3H
.~.4~H-I~H E~H o3M OEH F_H ~2H 5DH J9H C3H F9H 19H D~H ~H ~H 4QW C~H
LF30~C~H ~2H IFH OEH OFH CDH 81H QBH I~H DOH O~H 25H D3H ~4H ~F~ ~H
I~COH-~aH COH BIH FAH eCH JFH DBH 5~H 77H 23h 7LH 2~H I~H C5H ClH -~Y
IF~Qi~lF~ DHh' 5JH BJH F2H DIH JFH DBH 5~H ~7H F~H B~H IFH C~H DIH lFH
JFeDH~311H ~9H 23H ~SiH Ig~l E~H CDM C9H JPH 2~ 51H 38H OEH OOH CDH O~H
lFLlH~I9~1 CaH 3~H ~H 21H JI~H q~l CDH !~3H IFH D.tH lSH IEH 21H I~ FH
2D0~7--~1 23H 23H I ~H D~H C9H 2~ I FH D~H 35H 7:~ I F~ I:~H F~l æH I F.-l 2010t~D~H 7nH.211~ C~ 1511 IE~I ~E~ OIH ?~H ~H 9E~ Q~ H ~1 ~.20H
Za2Cl~DAH A~iH le.~l BH 21H AQH DFH CDH 5:~H DDH 1~ CH IEH E3H ~H 7FH
2030H~fiEH EIH C:9H 3E;1 I:l~H .321! 15FH BEH OEH 02H C3H 6EH 20H DAH ~5H Jc1 2D4~7BH F-H 20H D2H lDH IEH C9H D5H ~- H 2.3H ;~1 E~H 03H S~H 33J~l ClH
a~
205DH'~-9H ZOli E~H 9~! 0~11 OOH C~H ~FH 011'1 DAH ~OH 20H ~H H 5~H 2 LH
2D40~JGi ~5H C~l ASH lil ~H 7~H DIH C9H tH ~H D~H ~H IIH OQ~
2070H~OOH C::)H 47H 2(1H ODH C~l 9~H 20H llZH li:H 2 H .2~H C3H 7LH 20~ ~1 2090WH S~a)L ODH 5H 6FrL.EiH 7~H ~7H Cltl 9U! 2QH 2;H 1:3H ~7~ CH
2~D~ A5H JEH OE)H UH 7F.-1 2~ D2H 7F7! 201i 37~1 C9H 3AH 6.-H B~H ~7H
2t~AoH~cElH ~.21H 0~11 BFH ~H FFH ~H 7~ S:DH AFH E~ll Q~H nH Z~H
20BOH--7AH E~ OFH 71H 2~H 7~ ~H L-:H OnH E~H OFH ~H Z:~H 79H E~H QF.i 20COH~77~i F:(H C~H DIH O~l.E~I E)~L B.7H ~H 7~ F~1 ZiH ~:2H A5H l_H Q=i 2C0~3FH CaH 77H I ~H AFH 32H 70H 9EH c;: H 1 ~SH 2DH 5H 2'3H 2~M 7~
ZOEOI~H cl H C3H 3'LH C~H J7H ~6H ~OH 12H 5311 5EH 23H OEH 03H C:~H ~Ci 2~FC~2~ DA~3 ~SH IEH E5H Z7H ~rH-~FH ~H 21~ F4H C~X C~t SISH ODH
2105~At~H IEl EIW ,73H ~3H :TZH ~3H E311 22tl 79H B-H c-:~H 3H 23H 5i~ff 21H
21 IC~23H 5~H 2;H 7BH E~'1 CAH 15H IEH E3H 22H 7;1H a-GH raH ~3H 7 H 2Bi1 Z12~.72.H E3H IIH 50H a~ CDH 5~H LIDH O~H 3EH 21H t!EH O~H ~H :Sc-l 2130~20H ~AH 3GH 21H 3~ii a5H ~2H 70~1 9Ei -~'1 23H C3H ;aH 20H 21}i 52H
21~ FH OEH 031! CDH 6.~H 20H D~il 73H 21H 3,~H 7DH B~H B7H C2H ~5H 1~1 2150H~EIH 2~H 791t BEH 311 5~H ODH DA~ 2JH F4H 0111 C~lH 5~1 CC';
21 kOH--02Ji .15H I i~1 EhH 22H ~gH .3EH 3EH 07H 32H 70H 8~1 CDH 1 ~H 2CH DAH
2170H~a~H IEH C9H 1H 2;1H a7H BEH.21H 61H 8FH lH .93H 2_H 7AH F~l 23H
21BOI~CZH A5H ~EH DEH DEHJ:~H nH J~l Cl)H L7H 2DH DlH 15H I EH 32H 8C~!
219OH~3EH 23H 23~:1 Z3H ~iH 21H ~1 H BF~I ~H ,IFH 32H ~FH ~H OFH OZH COH
ZllO~6i~1 20H DlH 20H 22H 13H B7H H lCH..lEH r~ l~H D2H lOH 1E~i 7_H
2180~E~H O~,H 32H 71H BEH 7~H ~2H 16H 22H r H 12H C~l C2H 2IH /:~5H 12H
21~:D~27H 5FH 23H OEH DIH 3H ~7H ZOH D/~ .LSH 1~ ~H 7FH 20H 75H F~H
2.1D0~4~5aH C12H ,~5H 1EH 7E~ 5H ~rH 47H 31H 71H B_-i 80H CAH ~5H l_H 3AH
~IE01~71H 3E~ J~OH C2H lSH IEH E3H 22!1 t!~ E~ E3H 23H ~:DH J~H 20~
2JFOi~CDH ~IH 2Q~1 E3H 77~ ;~H E3H 2J~ k~H.3E~ E3H. 71H 23H 7211 .23H B~1 2200HY~2~H 7FIl hEH E3H.7 H 23H 7211 ~3H I LH 7QH 9FH CDH 5~1 ODH E3H D~l 2;!IOH 20H Z2H 23H 3H ~9H 21H Fr ' 12H .~UH 1 2H 21H IEH ~oH C3H ~,21H
2il20H-:lH ~aH IJH 61H 8rH CDII 5~1H ODH D2H 15H IEH 22H, ~7H 9.=-! E3H. 2æl 2230H-~CH BEH C3~1 1511 24H 7J~H F~ 23H ~H ~IH JEH ~OEH ::rrl C3H 77H l.~H
Z240~Z:lH 23 1 CDH UH i!DH 32H 5DH 9EH 23H OEH D3H ~nH kH 20H E5H 21H
2250H~F-tl DIH CDH 56H ~H D;2H lOH ~H 21H SIH BFH F H OEH C9H E3H 22.!
22kOH-59H BEH 3H 23H ODH 5; LH 22H 5EH 23H 7EH E~ll n2H C~H ~1 22H
2270H~Z3H !i~sH 2 H ~.D5H 3H.i!~H 59H EIEH EilH 73H 2~1 72H 2.3H D~H 7~1 22~!~23H 72H 2 1H E3H E9H 2AH 59H El_H 23H ~3H 5FH 2~H 2 1H 2~,H 3H .84H
22901~22H 3H Iîll /SIH BF~I ~H SoH ODH C~l ~5H IEH E3H OEH 03H 21H 21H
Z2AOHCDH ~EH 20H DAH EEH 2i!H 21H f~H OJH ~! . ~H DDH D2St hOH l H 3tl 2290.~22H 8~H BE~ D~H 21H ~i.3EH CI~JI 51SH ODH C2H ~5H IEH ZIH ~IH BFI
Z2COHq5EH 71H 56~ 23~ E5H E3H 22H ~SH BF~ CaH ~OH DEH DAH A3H I~'l EIH
22~0H~E~ 23W 50H E3H 22H ~3H ~EH 2~H 85H 9EH Z2H 5~H BFH 23H 22H ~CH
22EOH~aEH ~DH ~fH 29H DAH E~H IEH CD~ ~GH.DE~ L~H C3W ~7H 22H EIH.2~H
22FOH~Z2H 87H ~EH 2JH ~IH aFH 22H 5H BEH C3H llH 29H 7AH FEH 24ff C2H
230Q~5H IEH OEH F~H CnH 77~ H E5H 21H olH BF~ -3H H O~H ~2H ~F.H
2 IOHJaEH OEH OlH C~H ~EH 20H DAH l~H IEH ESH 2IH F4H ~lH ~DH 5bH DDH
2320.'~t~H D2H AOH IEH E3H ZZY 5~H BEH E3H 3E~ DJH 32H 53H 3EH 23H.~ZH
2310H-O~H CIl~ 6EH 20H D~H 52H Z3H E~H 21H AOH OEH CD~ 5~H ~DH ~IH D2H
23~0H~ADH IEH E3~ Q~H E3H 21H S9H BH 3H 73H Z3H 72H 31H 5BH 2~H
2350H~7~H 23H DIH 71H 23H 72H 2 H F3H 31H saH BE'd 3CH FH ~9H .32H saH
23~5011~aFriDAti 2EH 23H EIH 2BH IIH o!H 8FH ~H SISH DOH ~H ~SH J~H 2?'i 23~'0~H BE~i EciH 2ZH ~5H i3E~i C3H 41H 30H OE,. D.~ CDH nH JAH 2IH I~H
l&t~r--rl 22H ~15HBEki 2Jlt ACH Bi:~ 22H .8~H B~i CD~i ~CH ~EIH O~i 9~H IEH
2~90H~2IH 9DH 2~i 5~i BErl 21H OCH CC)H lQil ;~?H 53H ~E;I CDH C~ri 19.~
23~0ti~ 9C~t 11 H D~H 9~i IEH F~H 21H ~ZH 9BH JH 2;iH 7FH 9EH 21H ~E-H
2380H~2 H 2~1 '~rll;BE~IL.2JH 0~~ l 39H 2>H S.lH ~rH C~H C~H 191i C!1H 2-~H
23CO~JLH D~I 9~1,iEH F3H 2AH aSH ~E.'H 73H 23I; E811. 2/~H o, H 3E-i ~B~ iBH
2~ 1~2311 72H ?~H _E3H 21H 7FIH. BH ~BI`i. 71H ~3H 72H 23H 2ZH ~5H BEH r -.,B
23EOH'3IH CJH 05H 2~i F~ 2~i ~H SIBH I~H ~DH .~Olt OaH DAH DQH 24H
23F~J~2Ali 2Ji9~3H IE~I ~H aOH OEH Clli Q5H 2~H l:)AH C5H 24H C ~i 9Q~ H
2~100H~-H 3IH t:2H 98!1 IEH 3!1 27H ~FH 2~i 85H BEsI 29H ~H r~H 9~l 2L~i 24IQH~I~H !~FH 22ki .95~1 3c4 CDH 44H 24H 32H 8CH 3-'-i CDH. ~OH OEi I~H 21H
2~2DH~ 4. BEri 7=~i 32.4 ~IEr:i B~Ui 23!:i 5 Hi 23H 56H .7~H _3H Z~l ~H ~i r-~H
24305~5 H 2~i 5~: 23H Z2H ~5H .r3EH E3H 2;~H 7FH 9EH ~H gEH 25H DlH 3e.H
2~0~I~;1 C3H 13H 24H 3J H ~CH E~cH r_H C8H D~H 5Fri 2'-H ~H oclH 2~H ~i 2~50~72H I IH I 2H 77H 21 H ~H 7.1 H 22.H 7~H 9~i r 3H .~2H J~H ~_-i CgH I IH
2~50H--i5H 5E}i 2Iti 7JH 7~H ~H 53H 24H ~-i OIH IIH .77H 70H 2L4 ~DH 7I~i 247tL4~C~H 57M 2~H OEH DEHC~H 77H IlH 21H 7~H 2~H 22H 55H 9c--H 71H OO~i 2~0H~OtlH 3SH 2~H 5~H E~)1t CQ~L I gH ~F:I Ft C )H ~3H I ~H ~:)H 37H O^H
2490H--~H 9BH I E~:-l r=.~L 21H ~y 9RH I EH ~H BCH BEH 3ZH ~H B~H I I H 0~12~AOH~OOH C17H ADH 26H D~H AAHI E~ 7~}1 EbH O~H - ~H 31H .9CH 9~ 99H C2H
2'~80HnMH IEH ~H C::~HC4H 19H~7E~ )H ~! llH E3H 7EH IFrl lF~ IFH
2~JH~EbH IFH 32~i HEH 2EH 23H!~ 23H S~ ~1 B~Lr31t l:a!'. ril! a8H 3JUI
24CN~H~eCH aEH .~SFH 2bH OOH OEHC!)H C~7H 4.gH ID)l._IH 1 ~7H F;:H IAH C,W 7~H
2~Et:H~24H 5~:~1 2~H 56H 5H 22H 7FH e~i ~:IH CDH ECH Irl C~H ;~H I~H
24FO~C~i 7P~H 24W fEH 31H ;:9H 7E.~ H ~7H ~FH CH 9E3-1 E~YH a~lt C3H
25~B2H 2~H .0~ D~.~H 77)1 I~H 21H :~;1 251l 22H r5H 9EH 21H COII C~
251~19H 22~ -SlH 3~ C~H C91M J9H ~tl 37H CC'I DA~ 50H 25H F-.~! 31H 1:2H
252~98H le~ 27K. Ir;l I.lil OOH O~H H ~DH ~il D~,H l~~tl ~H 8rH
2530H~YaEH ~Ftt 7E~ Es!~l 07H 9YII C2~ H I EH -5H 23H 23H 21H 23H 2311 25~0~E~H 07H ~H Clti 3AH 25~ H e3H ~H 7~7H 9El E~H ~H ?OH mH CP~
25501~F~1 ~H C21~ Q8H I EH !:l H 2!3H I FH ~FEH 31H C2H DBH l ~t C~;)H 2~1 IFH
25~0EH C:~H 21H 1'~ 5i~ff IIH lDff 7IH CDH 53H DEH C9H 21H ISH 5~i ~5H
2570~7EH ~JH ~H YEIH 25H CDH B3H 2~tl1 DIH D~l 71:1H 25H C~ l 56!1 ODH
2590H~C~ EH 2~ 2H 57~ 25H 29H 29H 2E3H BH 23H F6H OIH D9H 7~-1 37H
Z5.gOH~H 8~}tl 25il 23H 23H 23H 231! 23H C~H .3E-! 25H EIH 37H 1:17H ;~H 7~
25hO~aEH CDH.F~H 2(~H 711 C~H BH 3~H 8EH BErl 32H 8Fi1 9EH 21H ~H 8~H
253a~EB!1 2~H JSH B~1 r;~H ~!~ l D~ H Z5J1 ~W FOH 25H DlH ~H. ~H
25CD~s4H 03H Q3H 553H 03)1 1:~3H C:DH 70H ~H EIH ~U~ 0Frl.~EH ~7H 17H 17H
25D~Sil F~H ~FH 3,~H l~:H B!~ BIH .T7H 2:~H E3JL.2LH t~AH aEH E9H 7~H 2:.Y
253H~-7i!11 23H E~H.2~ 7FH. E3~ E3~ 73H 23H Z2H ~J~ 9H DIH C3H ~H .2~H
ZSFQH~FSH 21H 7FH BEH E3H.2~H BIH HEH CDH 56H OD1~ EIH ~H 15H 26H 23H
26C)Qi~Z3H 23H .23H 23~ E8H 2JUI ~5:11L BE~I 3~ H B3H 26H D~ Et:H 25H C21 2~tlOl~eD~ 25H C3H FOH 25M 3AH ~3F~ BFH 17H 17H 1~ 5~F8H 4FH ~EH '~1 2~ZOH8DJH BIH 7JH DIM C9H 7EH B7H 37H CaH E~H E~H 07H B9H I~H 3~5H 2~H
2;S30H~ IH 7~H 2~SH C~ 50H 2:~H AFti 32H 50H ~EH 23H 23H 23H 23H ''H 7!3i Z6~BIH CAM 8~ 26H E~ll tl7!1 B9H C~ CH 26H D~H 72H 2~5H Elll 37H C9H
2~50~3J~1 50H aEH aJH C,~H. 72H 26H 23H 23H 2~LH 2 H 2~H 7~ E1511 07~ .B9H
26~1Q~C2H 45H 26H C;~H 71H 26H DJLII.~ 5H C~H 7211 2~5H CDH 7~tl 2~H D~H
2670H~4DH 26H 3EH D~ 12N 50H BEH DJH B7H t:9H D5H 23H 5E;1 5H .Z3H
2~10H~2ElH i~ Er~ C~H 50H ODH EJH C9H EJH E5H 71t E611.07H ~19H CJ~H ~H
Z~ai~Z~H DAH 4DH 2bH 2AH 90H .3EH 7EH ~H OIH B9H CAH ~CH 2~H DAH 72.'1 2~AOH~2bl~1 3H ~H 2~H L:DH 7~ H I~H ~4H 20H l lH ~DII 26H CDH 25H 39~1 2~BOH~32H ~CH ~EH 3~ BCH BE~I ~FH 7EH 87H CAH F2H 2~H EoH 07H B9H C~H
26CO!~C8H 20H DIIH 23H 23H 2 H 2~H 23H C3H 87H 20H D5H 7EH JFH LF~I 1~1 20DWt~EbH IFrl 32H 8-~H .9E~ 23H 5d1 23H 50H E~l ~::DH 5~H O!IH E9H EIH DJ~I
2bEOH~C5H 2~H C2H. ErH 2tlLH E5H 2~H SEH 23H 5~H ~3H 2ZH ~IH ~H ~LH 2~H
2~F~42!~H C91i F~H OJ H 37H C9H OEH O~oH ~Frl 29H 3~H l:OH ODH C2H H 2~H
27CIOH~H 2 IH G~l Ot)H 22~ H ~E~ CllH ~3H 2JH C~H 57}~ 27H 3~1 21M OQH-271~00H 22H ~H 59H 3EH E3H .7~1 OEH O~H IFH Ol:JH C2H IBH 2ZH
2720~E~H ~13H ~W .CZH ~H 2~1 23H 4E~1 23H 4~5H Z3H 7EH BBH ClH 59~! 27H
2730H~02`~ 5JH 27H 3F~ 03~ ~3H nl~H CDII ~9H I~OH CAN 57H 27H 3~l C2~H 1~
274~ ~27H r3H 2BH 27H D2H. 57~1 27~ 3W1 5DH BE~ 47H ~H 78H 27H UH OAH
275~2~H C5H E~}i 22H ~EH Eltl 37H CSH 2~H O~H !:5H E3H 2~'l 675L B~
2700Hn~lH AFH.C911 21H OCltl ~OH 3AH 5DH ~FH ~tH 7EH a7H CAH BlH 2~H E~H
2775~F~1 8~H C~l ~iH 27H D2H ~2H 2.7~ 231{ 5E~ 2?H 56H 23H ~gH C3H 6~H
27aC~27H E5`tl 23~ H C2H 9C~ 21~J 23~ 5H C2H 9C~1 27H 11~1 0~! !~ t::~H
Z79a~oll ~H E~H. r2H ~l~ 2711 F~H O~H 3.7H C~H,~2H 27H EIH 7EH C~H ~F.I
27~H'-21H ~rl 22~.5FH 8EH C9H 5H 21H O~H 4CIH tE~L R~H Ull C~ 27H 2~H
27~H~5E~ 23H b~ Z3U 19H 11~ OCH 5E~ CDH 56H ODH DAH ~3H 2,~H C3H ~H
27C~2}H E5H 23H a~H C2W D~ll.Z7~ 23~1 ~SH G~ .Do~ 27H EIH I IH DoH 5~1 27D01~DH 5d~1 OOH E3H ElH CH EIH 1:3H ~FH 27H 2~H olH 9EH OE~ ~H ~H
Z7EOH~91H IAH 2A~ ~3H ~t BH 2~H olH ~H mH 13H r~l F~H 27H 7C~ ~Y
27FOH~ 5H 9EH C~H I~H J~H r~l~ ~7H ~AH 3,~H ~SH BEH B7H ~2H O~H 2QH
2801~FH 3~H 65H BEH ~H IOH JA~I C3H 12H Z~!1 .3EH F~:H 32H ~5H ~::H CDH
2RJ0~47H l.~tt CDH ~H 1~1 C~H 9~1H ~EH E~H 3Frl Fri 2~H CRH Ft-H 29ht C~t 2820H~OAH 28H FE}t æ9H GU1 03H 2~H F~l J H ~3H F 1 3JH C2H 9aH 1~1 3~H
2830~C9H l)EH FE}t.~DII 7~H IAH 2111 OOH 0011 22!1 59H ~E~ 2IH J~t BFH 2~H
2B~O~e5H ~EH IIH .~CH E~FH OEH FF~t l:DH 53H Cat 22H .31H .BEH 2~H 40H 2~1ht 2~t501~22H 55H 9EH 2IH O~t C!IH 39H 22H 53;H 3EH ~H 5EH 29H DJ~H 3RH IEH
23aO~2JH o~H 22H 5SH ~E31 ælH OOH O~H 39t! 22H 53H BEH C~H C~IH IgH
29.70H~CDH 3'1H ICH D~H 29H ~H 2A~ C2H 9RH IEit 22H 59H BE:t 211L.7-cH
28~22~ 2~t 55H t~EH 2iJi OOH OOH 39H 22.q 5~H ~E~ 21H OJH CIOH 22H 61H
2PDH~n3EH 2E~t COI~I 2211 C~H ~I Oli C9H I~H 21H !i9H BcH Clt~ OQI~t ~H .dSH
2P~ lt~ l 0111 2?H D~H ~EH 2~H ~H 231t SbH -aH 22H ~3H ~E-t ~E}t I~Frl 22BOt~H 83,Lt I~UI CDtt ~t aH QH F9H 2~H SI~H 9~H lEH F-~rt I~H U~H ~QH
28COH~2aH 2~H ~H 9EH c3H 2~H 1 gEH 31H 65H BE-t ~il H A5H 47H 7D11 2FH
2E:DI~!~A'H ~QH 5r~ 7.~H ,~t ~7!t 7CH rrL ~.2H 30H 57H E~3H 22.H ~53H 9EH ~3H
2Q=&H~a ZH ~H 4:H OE:I ZZH ~I H BEit D2H ~B3H 2aH 2AH 95H EtEH 9H 2AH 59H
2_FOL~BEH ~H 12H l~t 12.'1 ~tH 2~1 ~3~ 3EH 7DH 12~1 1 3H 7CH I ~H 1:#1 ~900H~ E3H 22.'! P~H t3EH. ~H ~OH OFrt DAH. 2~H ;~9H ClH ~OH 29H FH 31H C111 25~10L~2J~1 29H r~-rt 2.AH .C2.H Q~H IF'H 2~H 59H aH 2 tH IJH F3H OIH C~H ~H
2920~CDH 3~H 9~H IEH 2Zht ~9H 5H C3H 7EH 21~H ~i 25H 5EH 2BH 2~H 87H
29305~B~:i~l 21H I~H ~BFH 22H ~3~t~9E~ 2?H t~ ~1 -~H ~}1~ ~6H ~AH
23'~0L~3f~1 5EH ;!~1 Sb~ 2~H E3H 2ZH 59H B~ 3~ 5~ 23H 50hl 21H Z2}t a~
295QH~BEif E3H 2~1 ~5~H BE~ OH ~SEtl 29H DlJ~ El~ I E~ C311 3JLH 29it CDH 9 25'~10~19H CDH 25H ~1 r3l 2~H CzH 9~ IF i mH 32~1 5CIH .0EH Glll ~1 29J OtWII2.711 D2~ I 291i C~)H il~H 27H ~3H E9~H OJH O~SH DOH D9H 5H 2 2980H~!i~l eE~1 t~H 5t!1~ !1 ~!H~Dlli C~H 95H 29H ~LOH ~H Ei3H 03H tl3H E5H
299aliw~li 70i1 ~19H 2A11 5Fri ~EH 23H 5Etl 23H 5~5H ~5H 21H 0.3H OOH J9H E~1 29AOI*~:~H ~ZH 2.E31i ~;H EJH 3AH 5~H 8E~1 77H 23H .3~ 3H BEH 77H 23H 3AH
29~0J~ 77~i 137tl L9H OIH ~H OOH D9H ~,DH 44H.;~1 5FH BE~H ~H 70H
:æ~ODH ~Ut 5Fli BH 3~H SDH 8~1 ~FH 3~H 5~ l~EH O~H O~H J7H 15H C2 2gDOH'CDH 29H ~1 ~1 31M 77ii 23H ~Sii .03H 23H 3~tl QDH 23H C IH iL5H 2.9~J
29EO~OEH ~ ~DH 77H I~H 2LH FH ZgH æH C H ~1 21H I~OH ~H 39H 22H
29FOHn53H 8EH CDH MH 2AH 21ti F5H 29H 22H 55H aEH 21H OOH ~)ll 39H 22 2A~i3H BEH C~IH C~H IgH CDH 34H 11~ H 97H 2~H F_H 2~ 2H 99H 1~
2AIOH--Z~'1 SSIH B~ 1:;~11 3CI~ J~i Call 0I11 27H D~H JEtl 23H 22H ~SH q--H
~201~23H E~H 2~H ~7H BEH 19H 22H 37H BE~ 3AH 5~H 5EH ~2H 8BH BEH C::)H
2~L01~0H OEH CAH 9DH 2~ DAH 9DH 2~H C;OH C9H J9W ~H 9~1t B~ 57H 2~H
Z~DH~ 3eH 5E~1 ZBH æH .E15H BEH E3H ZH S9H ~eH GEH OD~t CDH ~SH IDH
2A50~21H O~H GOH 22H ~SlH .3~ 2AH ~5H B~ E~ ?~H 5tiH 23H æH ~5H
2~01~ BH 22H 63M BE31 C1~1 DFH tDH 5~H 1~ ~:DH 31H I~H ~H 73H 2A~I
WDH--C3~ F5H 29Jl CDII DAH 2~'H CI7H F~H IAH E~SH 3FH F-cH 14H ~H r~
æABQH~ ~H C3H Fa~l 2.~ C2H 58~1 .IEH 2~1 dl~l ~EH 87H 0H 4CH OEH 2ZH
2~IH fJ~I D2H ~73H 2J~H B7H C9H F:H IH t:E~ 1:3~ 2Frl ;~1~ 2AH ~7it B31 2,~AOt~CDH dlSH 27H COU C~l ~DH 2~H C111 2FH 2~11 C~i 5~1 Z9H D~H~ 90H 1.9 2J~B5H~H 3CH lAli t:DH ~IH Z~H C2H AAH IEH CDH CDH 2~H C3H 31H 1111 C2H
D!~7EH QE;i OSH JFH ODH C2H C3H 2~H E~H D3H ~2H a3H BEH 23H 531 ~3H
2~W14;~1 23H 2al 85H aE~ 19H 22H 87H R~-H ~tl DEH EEH C~H 77H JAH 21H
IH F~:H F~ 2Z}1 S9H 8EH 2JH E~H 2AH 2Z'1 55H B~:.H 21H OOH 0011 19H 2211 2~F~53M 9EH CDH SE31 29H D~H 77H 2~H CDH 30H 2 H 21H ~aH 2AH ~2~L 55H
230C~3Q1 21H DQil OOH 39H 22H SlH~3EH a~H C9H J9H CDH 3~H ICH Ill.H ~.2H
2BI0~2B~L F~L ~JH C2!1 98H JéH 22H } BEH C~H 27H IEH ~:DH OIH 27H D~H
2B20H-~UH IEH 23H 22H R5H BE~ E3H 2~H 5rH ~EH 23H EH 2`:1H 4~H OBH D13H
2B3~H-03H ~H ~IH ~A~ 52H 2BH 70H 2BH 71H E3H ~DH 4-H 23H 23H 23H C3~1 29~K~70H 2BH r~H ZBH C2H .~H IEH C~H 2EH IFH F H 31H C2H 9~H IEH ~DH
2B50~-~7H IFH 2~H 5FH BEH ~3H 4~H 2~H 5EH ;~3H 5aH 21H 19H 31H 5AH B~H
28~0H~FEH ~H ~2H ~OH 2gH 3~H 5DH B~ 5FH ~EH E~H ~H BBH C~H 5JH 28H
2B~D~IIH IIH 5~H CDH 70H GOH C3H F~H 2:~1 ~7H 9BH IEH D H 2EH I~H F~H
ZB~OH~3iH ~2~1 9BH EH CDH 27H IFH OEH CC~ ~IH OCH 40H ~IH .IIH 5~H C~H
2390H~53H OEH L9H 2)H ~IH .71H ~5H O~H OOH 7EH FEH F~ C~H C~H 2BH r~H
2BAa~F~ 57H 23~ 5EH 23H 3~H ~FH BEH FEH ~3H ClH L~H 2aH e H CnH 5~H
2EB0~CDH e3H ClH n2H 2BH D2H CCH Z9H 7EH ~H ~OH O H ~H C~H C2H 2EH
2BCOH~0-~ 07H ~9H C3H 9~H 2BH 23H 9EH Z3H C2H 9FH.2~H D~H 37H L9H E3H
29 W ~-~3H E3H 3hH ~FH eE~ B7H C~H B3H 2BH ~H ~2H C~H ILH 2CH 7EH ~3H
ZBEO~eOH 32H 5BH BeH 7 C~M ~FH ~DH E~H ~3H 57H 7EH aH F5H. ~H
2BFOH-23H 5~H E3H.22H 79H 9EH E9H 23H 5EH 23H 5~H EBH 22H 7DH P~H 21H
2ColH~79H ~EH E2H 23H FIH CAH OCH 2CH 5~H 23H 5EH 23H ~H 22H 7BH eE~H
;~DH-EBH DIH B~H C9H C~H A~H 2DH D9W OIH 07H ~H ~9H 22H 73~ 8EH 21H
22ZOH~7FH BE~ ~3H 3UH 70H BeH FtH 05H CAH ~DH 2CH lFH 32H ~FH ~CH CDH
2C3CH~9~H 2~H 2a~ 1H BEH O~H OOH 3AH 7~H aEH 4FH C9H 4DH 4~H ZAH.7~
2C40~-aEH F~H ;~UH 71H BEH ~DH ~OH O~H 3AH 71H EE~ CDH B~H OD~ EhX 30H
2C5QH~aFH 3~H 70H 9EH D~H ~5H C~H 53H 2CH ~--H.-CH H H ~H 5aH 9eH
2C~DH~BJH 4FH ;WH 7F~ EE~H 7CH 9LH E3H 21~1 71H ~EH 77H 23H 71H 23H 3~H
2C70H~79H aEH 7~H 23H ~H 21H 7DH. BE3 C9H :J3H 2~H 7ZH 23H 3~H 70H 9EH
2C80H~-r~ 05H CESH E9H 2AH .7BH BEH E3H 72}1 23H ~3~1 2 H 3EH 1~2H 32H
2-90H~CLFH 9EH C~iH 93H 2~H DlH I'2H 2CH æH 7I1~ 9EH ~EH E~H -OH CZH CFrl 2CAo~2CH 7EH r~H lFH ODH E~H 03H ~7H 23H ~3H 5EH Z3H 22H EIH BE~ 2~H
2C`BOH7J9H BE}I H ~SH DDH i`~l D~tl 2~ 21H 7r2H 9EH BH 2~H ElH B_-1 7Ei1 2C:: B3H 77H 2.3H '7EH B2H 77H 2~H 71H 9EH 31H SeH 9kH ~7H r9H ûEH
2CD0H~7H O~H OOH Q9H E3H 2AH JFH.3EH BH C~H 9~H 2QH ~H g5H 2C~ 2~H
2CE0~7~H BEH 0EH ~5H C3H DJH 2CH CE~ BFH CDH 77~ IAH 2J~ ~CH ,_H ~2Y
2CFOH~ ~H 9EH 2 H COH OOH :19H 22H 53H 9EH C:~H C9H JgH ~H 9CH JC!I C~1 ZDOOH~Z~H ZDH ~31 lJH C2H 98H IE~ E5H ~M 2~H JFH DIH 3EH 02H 3~æM ~FH
ZliGH--~EH C~H g3H 29H DAH lAH IEH E5H ArH 3Z!~ ~FH 9EH 0H 9~H 2BH CIH
2D20~1JH eBH A2Y. C~H 70H ODH ~PH FEH 23H C2H 9 JFH C'DH 2~H JFH F~n 2D3DW~1H C2H ~H EH C~H Z7H .IFH OEH F~H 21H BIH ~lH IIH ~H ~ZH C~H
2D~OH~5~H ~~ C9H C~H C9H 19H OEH DFH CD~ ~3H I~H OEH OOH 2~H 5~H aE~
2SgO~C~H ~5H IDH OEH C~H O~H 02H 21~ IIH OOH 7?H ~9H ~EH C~H O~H IÇH
2D~O~AH 8EH ZDH F~ 4C~ 7D~ ~7H ~lH A~H JEH 2IH OJH OOH ûDH C~H .77H
,~97CH~2DH CDH ~CH OEH ~3H ~DH 2QH qH 2~H 63H BEH 7DH 3~H 6rH 7CH 3~H
- 166 ~V~22~
2D80~--67H 22H~ ~EH F I H ~:H 3 J H l F~ H C9H C3H 53H 2DH Fsl 31 H
2D~0H~C911 ;~ l~11 C BII F~ OH Cut FH 23it C2H 9~ I EH 2~1 OH OH 2EH
25:1hO~lFH 21H FrH F~H Z~ 6~H 3EH C911 2iH BIH 71H IIH JU~I J2H D6H OOH
211aO1~7E~ F::!l F~ }i2DH OH 05H OH ~LOH OH ~FH 2DH Of 07H 129H
ZDCD}~H 5~H ODH D8H ~:3H H 2311 ~EH ZBH i!H Bull 2DH C9H t7FH BFrl 2~CDH no l/H 21H lull BFil 22H ~51l BEH 2111 ACT BFH 2~H 87H a 21il 2DEDH~FH ZDIl Z2H B5HqH 21H OOH OOH 39H 22H 53H B~H C H L:DH
ZDF0~9CH 1~1 DAH 9~H I~H We OH ~IH 1~1 2ZH ~Frl f ~IH f~DH~tl ~OC~22H 55H 89~ 21H OOH DC*1 19H 2213 53H ~;1 C H C9H 19H QH lBH ICH
2~1~2111 DOH OOH 22H 59H 3EH 21H 16H 2~H 22H OH B9~ 21H OOH OOH 39H
2E2~æZH 5iH 9EH CAM C9H 19H CDH 3~H ICH OH 73H 2~1 FH 2~H I~H OH
23C)~I~il 22H 99H ~EH 21H DOH OOH æH ~3H 8EH OH 43H 2DH FSH OEH rrH
2E~O~CDH ~L3H IAH 2~1 UH B~l 7DH B~H. I B2H. ?-H FIH 2-~H 59H 9&~ _3H
2E~2~ 135H BEH 73H 23H 72J1 2~H E3H 2~H OH. 3E~1 BH .~'lH 23H J2~ 2~H
2E60H~22H a5H 3EH F~ 31H CAH 3BH ZEll ~:DH ~SOH DEH DJ~H 8~H Z~l 1:3~ t5H
2E.70Ho2EH F~l .31~ H 2EH FEil 2,~H l 9~51 IEi 2~ 557~ 23~1 C3H
ZE90~31M 2H FIH F~3 31H OH RBH ZEH C3!1 J~H 2E~1 CD~I 27H 5FH 2~H a5H
Z~9tll~E1 28H 2æ~1 87H aEH 2J!1 I~IH 9Flt æH ~5H ~EH 3}~3 8511 32~ 7DH 3EH
2E~ CD~ 60H OEH D9H 2AH 85H aEH 5~H 23~ 56H 2~H.E3H æH 79H ~EH E31~i 2E3Q~H 23H 5~H 2:3H 22~ ~15H BEil _EIH 22H 7~)H B~H CDH I~H a OH 88H
2EC~lEH C3H J.OII 2EH OEH 9EH CDH 77H It H B~11 71H 22H IH l 21H
Q37~ 70 ~379 B I
03~A B4 S~3~B 18 037e 5 037D 4~3 0~7E E31 1:137F Z3 ~8~ 50 D~a~ 38J 03 1:~3~8 A2 Q389` t:0 ~38A S0 Q383 41 D 8C l9 ~3D IB
~8E ;21 11313F ~0 ~390 51 We 40 Q392 12 ~393 l .D3~ S3 ~95 ~8 Q39.6 ~2 .0398 52 03 9~ 20 ~39A F:F 039B E17 ~39D EA
03SIE Z7 . . a39F 06 Q3A0 9.C~ ~3~ .C8 03A2 70 l)3A3 ~6 03A~3 38 03AS~ 85 3AC . B 7 L~3hD A5 Ox 21 . I OAF
03B0 94 ~3Ei I F{
D382 42 .0333 8~6 f~J3B4 h7 - 03B5 12 03B6 S14 .C13B7 FD
C~3B8 20 0 ~B9 18 038~L B5 ~3BEi 20 f~3 8C 151 s3aD 53 if 33 Q33F
- 1~2 -AOD12_55 DATE ADD~SS DAIA
Q~CO F:E ~31::1 ' 70 Q~ 2 E37 ~3~::3 ~2 QlC4 B6 6 2 Q3C~ 40 C~3~::8 4 . O
Q~CA A7 l B ~34 Q3CC: 03 {~3CE I F O:~CE~
c2.3a~1 A ~3D I
0302 15~ D31:13 A:l .03D~ 20 Q3D~i 81 Q3D~ 59 a3Q13 A~5 Q3D9 l 03DA I l 03DB 73 a3DC ~31~D 70 03nE 54 1)3~F 34 ~3E3 R~, .03E4 i 5 A6 ~)3 6 B I Q3~ F8 .Q3~8 A6 03;~A F:~ ~)3EE~ 70 03E~: B6 TED 70 V3 En E37 03EF .54 03F0 74 ~0 F 1 ~5 03F2 71 1:~3F3 5 3 Q3F4 2D Q3F~i 78 .03F6 5L~ o~c7 3 0.3F~ ~?4 Q3F9 0~
03FB ~4 C)3FD A6 Q3F~ I Q3 FF F.8 g QAo C~d,f)22~ )7 D~D4 7.~ . D4Q5 84 oc,o~ 3~ 4~.7 ~7 0_0~ OF O~OE3 8r D OR
0~ C) 040F 52 ~2~Z2~
.
.
A~J2~ DAY E~;DAlA
l 04JD l 04J I. 53 4 1 3:)7 0~ 15 2R
~)416 ~7 a41.7~:13 041 8 2~ ~419 07 Ox 3 04 I B28 D4 l 28 41 D C3 4 g2 04,25 05 ~4~ 7 1 0~2~ 50 0~8 90 ~42 D~2A 7A S)428 50 ~t42~ 28 04.29 0 04~ 7F .~42F68 ~430 4 043 151:) 0432 ~2 043.312 0434 53 ~435 33.
~36 43 D~37 1.8 . 04 .A ~:2 ~438 ' 8 04,3~ 043D 5D
043E~ 29 0~ . F OJ
~440 O ~:1441 20 ~442 9~ 04~:3 5 1~444 2~3 I)A45~7 D4~6 7E 04~7 ~S4 ~4~8 6B OA~S~20 . aA4A 80 ~48 5C
~44C J B O I A
0450 54 ~4~ J~3 0452 5~; , 0453 34 a456 :35 04~;.7 84 ;8 OA ')S59A6 045A 81 ~:5B F8 5C I B 04.~
-- 14~
. .
ADDR~ ATA Eli DAY.
~4g2 32 0~93 YE
0494 O ~.7 I':
I:~i9B~C
04~?A 9~ ~49D 5;'~
~9C 71 049F 6F
D49 Q9 04A J F(~
l)4r~2 5Z -. 04A5 20 04A~ 5D
04A~ lO 04A9 ,3 04A8 7F. . D4~B _C
04 AA 42 04.AD .~, ' . . '.
:' 26~
ADDRE5S path ADD~E55 DAIS
04aO 40, ~34B I S'4 - . 04B2 Q2 . 0~3 41 D4B~ 50 ` d~B~ 42 040,6 21 94B~ 0~
Q4~ 048!;' I E
.048A By 04E~ B .
~4BL: FD 048D 2A
048E 07. 04~F DA
04C0 8E 1:)4C I1~$
C)4C2 5Q l 25 t; 4C4 Q5 0~ 5 ~C6 l 1:14C~ F0 ~4CB I '1, ~gCg 9 ~4CA F3 8 ~:)4t~C O . û4~) 4{:
~4OE 21 04J::F F0 0~0 84 04111 23 04D2 9~ 04D3 l ~)4D4 13 04n~i 91 O~D6 63 04D7 T 3 0408 5~1 04f)9 I E
D4L:~A 72 51~DB 5C
DO 6~; . , 1) DD6.
04F0 4D û4E~ I 51 1~41~ 2~3 ~4~5 05 1:~4E6 76 SI~E8 6A ~E9 40 f~4~ 5D 04EE3 41 ~:14E~: 5D 04EI:) 20 D4 En I .0 ~4EF l C)4F0 ~6 . 04F I .
f:)4F4 29 04F:: US
.04F~ 71 U~F7 20 O A F~l 10 D~F9 FC
04FA 22 . . O_FB 02 (:~4F~ O C14F~
04F_ 6B Our.- ~3 .
., .
-- 1~6 --. . , ~DDRE~ ATA , AD;)RE~S D,.IA
D504 6A 1~503 66 , . ... . .
ADDRESS DATE AOD~!3S Do -I 05~0 OA 05~i 1 8 ~5~;2 ~i8 0553 5c l 055~i 13 ~556 5 1 . 05 05~i8 90 Q~i~ F~
055~ 73 0~;3 ta5~c ~4 Q55~ ~5 l iE 13 D 5~iF 13 ~1560 ED OS~ I FA
OSCi2 5D 0563 F~
7564 5C) . a565 ~i3 0566 OF . ~.h7 73 . 05~8 5E ~5~'9 4C) Q56A YE ~B 41 .~5f~ 5E ~6D ~4 ~6E 29 -~6F 00 ~57.0 38 a57 1 7C~
05~'2 5C Q!;73 2 Q57~ 0~ 0575 3~
1~5~ 41:1 0~7.7 52 C157~8 24 . 0~79 F~
S15.7A IE a57B 82 QS7C OB , Q57D 71 ~tl57E ~2 ~:157F ~4 05~2 9~ t~583 FB
F 9585 So 0~;3Ci 90 . QS137 F6 058Ei 058~ ~3 baa I D 05BB 82 QS8 :: OD 0~8D FO
~5~3E 54 ~58F O
05g~ ~9 o~g 9 1 0~2 l ?3 40 055)4 l 0595 F3 0~;96 l O~g.7 50 0598 I: a; F i 059A i . Q59~ I;
05S~ 05~D l OSYc Ob 05Y~ I
~12a~
, A~DP~ESS DAIA .AD:~RESS DATA
Q5~.0 1.~3 Q5A~ F3 Q5A2 it ~5A3 51 15A4 l t:)5A5 40 .~5A6 ~3 Q5A7 ~6E
Q5A8 ,~F 05~9 B I
.. Q5AA 4C Q5AB E~4 C~5AC 90 ~5AD ~::o Q5AE 73 OSAE: 5C
Ci5E~0 5E~ 1 5~
t:J5 B2 53 Q583 5A
05B4 20 05E3.5 .10 DS~i 1~5 Q5E37 A 1 3 50 Q5P9 ~8 ~5aA B5 0~ B8 A5 05E~C 21 05Bn lO
~5C;2 1.8 05~.~ B5 ~51:~ ~5 ~5~ 6 05C~ 4~ Q~7 I B
l 05CA E orb 8 ~5C~:: 61~ ) 0~
05D2 PA 51D) l 42 05~)4 5B .0~ 20 Q5D~ .r)507 BS
Q5D.8 28 9 US
51~iDA 7a 05D~ 84 0~ 5I~ Ox ) 28 Q5nE 06 ~15DF 7E3 ~15E0 84 . . ~5EI S~3 C15E2 4A as,3 F6 05EA I D OSEa 94 05EC 2~ Q5~ . f 05 F~ 5cF 5 ~o~
.
ADE~RE~i DAIS En )A~A
.
05F~ 61:1- 05F I I
05r2 5F3 EC
05F4 25 Q5F~; FF
O~F6 t:~5F7 6D
05F8 Q~ QSF.9 ~8 ~i~A f:~6 ~05~B 7~;
Q5Fl:: 42 05Fi:) 5A
~15F.E 43 Q5~:F 5R
0~00 7E~ . 06~
;12 23 06Q3 06 0604 ~B 0~05 .84 Q~606 5E 06a7 28 6 D~O9 7B
~;IA ~4 . QS013 59 4A , 0~ )0 F6 0~5OE . 5~ 06~F 4A
O~JO 061 1 l 0~514 4A t:i615 FB
~:1616 E4 D617 5A
Do 3 ~3 F4 06 I S;) SB
Q~ 1 A U:: 0~ 3 B 40 06~: 5D , 061D 41 OIS I E SD 06 I.F 4A
0620 FA 0621 ~34 ~SZ 3B 0~i23 64 0~ 6B ~625 7t~
1:16215 En: Q627 71 ~2~3 5C 1:~62~? 62 ~62A PA 06 2B ~14 (~&2~: DF n62C) 4A
D6Z IB - 062F F~
D,6~0 EJ~. a~3 1 5D
0632 . 4A ~33 18 Q~34 FC . 0635 E3 C)63C~ 637 !iO
07 0~3~ .~0 ~63A 31 QS~B 4A
~63C 5D 0~ 43 ~RE~S .DATA ~DDP~:SS DATA
06~C .AD Do Q~ 3 Of 0644 D . 0~5 22 Ot5~S C4 0647 5~) 06~8 41 C1645~ 5D
C~;4A tub 0~4B
5~64C . 5~ 4D 7B
065.0 2~ ' 92 065~ !~2 ~55~ 28 D~;!;4 ~7 06~; 5~2 ~6 5~3 Z 06 5 ï3 1 8 Os55C . 5 ~65D ~4 Od5E 20 it iF lo 0662 00 - 06~ 33 D 6~6 5B 3 I D
06 C 9~ - C~66r -0 06 C17 0~8~ Z8 G~9A o9 o~e~ 72 .
. .
4DDRE55 D~T~ ADDR~ TA
~6~0 54 &16~ t 28 ~:;6!~ 693 06~4 B4. : . '.0~95 04 :. OtS~ 29 . - .
9S~ I 8 l A ; 2B . Qb9B 2E3 069C . 29 - 069D 03 ~69.E D0 0~$9F 08 0~ 6Z A . 68 06A2 Q3 . . 06A3 . 5D
. 06~ 4 l ~bA5 5D
. ~6A6 4;2 .. ~6A~ ~B
it . VtSAC - 1~6AD ~7 6~ 6AF ;28 0,5~ 07 . 06B1 92 - --- . O~B2 2~ .. ~B3 . 0 CJ6B4 S~2 . . D6E35 2 . ObE!I~ to 6B7 92 0~5B8 45 D~5B9 t 8 D6EL~ foe . .O~B~ 5C
06BE. 06~F OF
06C0 64 . 06C I OF
06oe J D 06~ ~3 ~6C4 514 . -~6CS 02 Q6Ct~ 7~ . 0~-,7 . FC
D6C~8 5r . . ~6~ O
06~A AO ~:B I D
~6~X B4 . 06CD 05 Q6CE 2 l - ~6CF F
06DO ; 07 : Ll6D I 03 O~D3 5 1 ... . A5 . . D6D~ IB::: 06D6 21 06D7 03 E3 l C 0~3 ~6D~ DB 70 O~C En 06DD I_ O~D 15 C
` : . i . . . .
, :. . : ., ;, . .
- . ': '... . .
.
.ADI~ ESS DAIA Al:DRE5S DATE
Q~E ! 7Cl 06~2 54 06~i 34 06E6 ~4 OtSE7 0 Q6~3 35 06ES~ 9 I
Q6EA ~7 ~6EC 91 O~iED F~
D~5EE 2~? D~EF 06 Q6F~ F:4 0~5FJ
06F2 ao 3 IS
I~F4 ~6 ~F~
D6F~ .24 S)f~F7 A
~F8 9 2 J
D~;FA 2~ 06FB 98 s)~iF~ ~5 D6f~) 20 if 0~5F~ 5~i (:~7~ 7~ ~701 58 D~0;2 :~5 . 0~03 84 070~ i D?Q5 ~5 DlOtS 7R 5~97 .~0 D Jo PA ~70~ 7C
O~QA 54- . O~OE~ 5 ~)70C 20 , O?OD J~3 o~o~ 85 ~)70F A6 0~ J O At C)7 11 34 0712 ~4 071 09 0714 A6 ~15 Bl L)7 l FB ~3717 A6 07~B Bl D?1~ F.8 DJIA 9~ D71B 53 07 I C 20 t)7 I D 98 0:71 E E~5 07 J F -~8 a720 94 D~2 J E I
07æ 2~:) 072 46 0~24 it a7~5 62 0~2~ 6~8 07?7 4D
Q72-:3 5.7 07~9 7~3 0.72i~ ~;8 D~2~3 35 ~J2C R~ S~72D Q~
~?ZF
I
ADD~?CSS D~--LA ADl::l.~S~i DAlA
0730 FE3 ~731 47 1~732 l Q~3 01 . 0:734 ~4 ~735 0~. 54 - 0735 7 0.73A. 90 073B 05 ~73!:: n ~7 ED 54.
OJ~E 20 ~73F .11 07~ 074J 20 87~2 1~8 ~7 3 f~74~ 0745 A5 0746 34 07~7 VJ48. ~!~ 07 ~9 A6 07~A B l .07-4B F3 07~: AS 074D l E Fly 4F 9.
~7~) 26 L~75:i 20 ~7~;2 ~?~ D7 S3 Eli ~:)J54~18 07 I 84 ~7~5 Q6 07~-J 47 D~38 1 0~55) 5:7 ~)J~A 9C~ 075B DO
~J7~C OA . r~75D 25 D.75E 15 ' 075. ~4 07~ 76 1 3~5 a762 !~4 07:53 E3F
07~54 20 0765 ~6 0~66 5~ ~767 35 ~07 6AAfi ~6B gO
fl7~: F3 ~7~5D 20 Q76E 113 C176~ B5 0770 ~4 07~1 6a 07~2 70 3 --I
0774 JB 0~; 1 C
~7~6 2 1 07.77 CO
1:)778I C ~779 0 .07~ 773 ~3 on Jo t)77D FE
D77' i o.n, I --.
i5~ -ADDE2':55 DAIA Al)D~E55 DAlA
~7~0 4~~7 8 I
~2 lF D7 3 e6 Q:784 9~!07B~; 0~3 0~86 134O~B7 Of 0:7~8 ~7 .07~9 Jo OVA EA . 07~R E36 ~7~ {17.8D l 07~3E By 7~F ENS
. . 07.90 9f~ . 07,~1 F.E3 C17g2 4~ .93 to .073~' . 5b CL7~5 72 ~79~ 5~i 07g7 74 07.9~ 51 0799 70 07~.~ 50 079B 4C
07,5~ 18 0:79D 91 Off Q2 D7.9F 30 ~7A5 F8 ~7~6 71 ~7A7 F0 07A8 4~ O~A9 07AC 56 07AI~
07~ 84 D7 U7~7 l ~78 1 !~
07B2 74 .07B3 51 ~7134 71~ i7a5 50 4E~ D7B7 15 078~ !; 0 07BS~ E4 07.EIA 1!:: O?B~ ED
~7~ 7SI: 52 ~7aE 4~ ~7BF l 0~ 7C1 53 O''C4 ;~ I 071::5 o I
07ca 07.CS~ S' 07CA A2 07C:B 12 D7CC 1 D 1~:7CD ~34 07.C~ .Q3 07CF 27 .
J~RES~; lath Al:~iP~SS DATA
.Q7D2 l 071)3 $2 1:~7D~ 7D5 5 07D6 43 07;a:1 l9 ~7~8 ~3 . 07l~9 US
07DA A O~DB Ag Do A6 07DD A5 .0;7~ S'A ~71~ 9 07~:0 QtS f~7E I 95 07E2 6~ ~7~
. ~7E4 ~5 07E~; 65 .4JE6 So 7~.7 5g ~7E8 5~i . 07E~ 5 07.EB ~0 07E~:: C0 .
07E~ 4~ 7EF I I
07F0 48 D7.F I E~0 D7F2 16 .07F3 B4 07F4 A; ~7F~ l D7E:6 FE 07F7 gO
t)7FB F~ 17F9 2B
~7FA 2B . 07F.B ~8 07 F~: 2B , 0 7~ r 2B
~7FE 2B D7 FF 2EI
A~P~ND IX B
MP.CE[INE CODE FOR MICROPROC~SSC)R 400 AS S OCI~ED It CONI ROLLER 5 0 AI.~ V~LIJES It EEXADECI~l~L OPT
~neral Electric Company, 19.79 OOOOH~F3~ OH FH BF}I 2~H FAH BFrl OEH ODH ~?H OH OH OH 39H
OO~OH-1~H QEH r8~i QH ~IH t:D~! 39H 11H 1~1 D6H ~2~ 52H 3~l OH 27H
W20~JOH 3~H OOH ~3H 72~ OZH OOH OOH ~:~ D~H OOH ClH MY 1311 OOH
aQ;o~ooH .OOH OOH ODH r:3H gAH 1 3H ODH OH DOH DaH ZDH C7H C3H I 3H
0040H~5,~h COH B2H 22H A5H ~EH AH 81H B2H 12H A~4H B31 OH 7F}
OQS0~1 H OH OH 32H DH off 331 OH D I H. .OOH F3H 3J H Frl a C)H 3~H
OObOH~1.1H OH 1~H 11Ji _EH F~H 32H gOH BE C:H 7Frl OJH 3.U1 ~3~1 9EH
0070H~01H e2H 91H 0~ OH 13H D2H DBH 3~H E~H 2DH CAH ~4H ~lH ~:DH 9~H
Q~O~IFH C3H T7H OOH CDH J16H I IH AH ~43H gEH 2FH 3211 EH C3H OH
OQ~O~OOII ~:)H a8H 07H Sal OH 00~ FH 32H it BEJI ~IH C~7H ugh 2 ~OAOH~ 0}~ OH CDH D3H 157H D3H J7H aoH :I~H 4~ l J3~H OH B91! 0 Oi~OH--CDH OH J9H ZJH 3~H 38H 1.H I~OH UGH CAL J9~ ~FH 3~H 4~H 9~i ~:ICCH~H 0~1 DAH F'H O l 19H FIH 1 ODH UH .30H OOH C lH ;Cll G~O;~OIH 3JH F~H EIFH 3~H.~gff EISH D~-H C2~1 ~9H OJH C:)H 2~H CLII OH
OOEDI~AIH I~H CDH 2~H OJH 31H RIH aZIl 3;~H OH C2H DIH ODH 9~'1 I~SH.Il~H
DOF~F3H QOII CD11 .2:SH OJ H OH 15H ~:DH ?~H ~111 3, H ~DH BEH 57H I 2H
DJOOH~ !1 OIH CDH OH 12H QH if OJH OH 9-4H J7H OH 2~5H l:llH OH 0711 tlllo~J9H OH 2~H l~lH C:)H .2CH 19H C3H DIH OaH CDH 87H 15H LDH 2~5H DJII
OJ2Q!t~H OH 1211 UH DIH OOH C:)H AFH 02H OH 4JH OJH l::DH Jl.FH C12.'1 FBH
OJ30~31H OH aEH ~7H C9H ~IH C.3H D.IH OOH J 3H 5~H OC~J 3, H HI BE 37H
0~40H-COH FaH lo H ~IH J~H OH BOH OJH CDH 9FH IFH CDH 5~4H IFH G~H C:IH
tlJ50~19H IIH CDH 13H IEH CDH ;!FH OIH COh' rCrH I~H ~DH 4~LH ~IH l:DH 7--cH
tll~C~OFH JIFH 32H ~<DH BEH 37H ~4H 9EH 12H l aEH 21H 53H B~H 11H ir~l OI;IO!~BBH OEH 00~1 Cr)H S3H OEH CDH.3~H It H C H 19H C3H D~H OH ~rrl OI~l~H 5GH BEH 32H HI BEH 32H ~DH aEH 32H ~BH BEH 32H 43H PFH .32.'1 O~90H~7ii aEH l CSH 32H 52~ B~i1 3'H OAH.12H 51H BEH 3~ iH 3 H ah oJlQ~aEH CDH ~2H 0~ C5H 9~H JEH 3EH 3CH 3ZH 4iH BErl 32H I aE.H ~9H
~190~D3H I~H E~SH 20H O O ASH IIH l~H ~IH 12H OH 9~H 30H læY
aJCQ~5H BEH OH C9H OIH CDH E~H DIH C9H 3EH 3CH 32H 45H 9EH 32H 4~H
21DOH~E~EH CDH OH OCH DEW H l ?H OH 82~1 E12H F-H 23H OH 32H ~2.H
OIEOH~Eil OH 3AH 49fl BEH 97H OH IFH 02H dFrl 3AH 63H f OH ;2.H
OLFD.~t at FAH LFH 02H .79U 32~1 OH 9_H E~H Q3H C2H 07H C12H 49H
OZOOH-32H OH 9e~1 CDH CFH l_H C9H CDH L:4H J9H 21H 5EH 38H as OOH OH
0210~3H 19H Cffl CDH OH 19H 21H RIH 33H OEH OH Cl:LH 1~3H 19H CgH O
OZ;l~h5H 02H ~DH 8BH 07H D~H OW 02H 3J~H OH ELH B7H I~H F. rl O H
oe30~02H l ~L8H OrH 02H OH 5CH J2H Cal OH F~H J9H C9H ArH 32H dCH
0240H-aEiL if 78H r3H 33H 02H 3AH OH By B7H l:9H CDH 9H 19H C~LY ~nH
OZ50~1AH AFH 32H OH 8il 3J~H ~1)1 B2H B;ZH OH J~IH 02H OEH OQH OH 5_1 02~0H~ I AH 2AH R2H E12W OH F~H O9H CV~ l.. OJ~H 06H OH I EH 7JI-H ~3 52H
02~ H C9H F~ OH. 39H I IH 21H 3E~1 38H OEH ODH CDH D3H J9H. 21 H COH
02BO~OOH 29H 7DH a4H l:lH OOH OOH 20H E6H 9CIH ~2H 91 H 02H C3H OOH COH
0290i~D3H..18H ~5H aOH C2H l~H 02~ OH I H D8H IPH .e~W BOH C2H A7H a2.~J
02AOH 05H OH ~7H C2!1 C3W 99H ~1æH 3FH 02H 32H ~QH qF.i C3H ~3H ~-n 3JLH
~o~aH BEI OH CAH IL7H .03H F~i OH OH OH ~03H F--H C3H OH OH U.'l 02CO~F-~1 OIW CLH 0H 02H ~-H OQH ~2H ~5H 6~1 C3H Oil .02H 3~H C5H of C2DQLi~F~1 ObH OOH DBH I3H OH 80H Of rRW G2H I~SH OH r~ 02.'1 D3W Ill a2EnHE~SH .flOH CAH E3H 02H C:LH DlH 02H CDH 3DH 05H DAH F~H S2H OH 3 '1 02FO~D~ 32.H OH. 371i L:9tl ~r-H 32H ~11 H 3AH 9H By Kit F=Y ;~H
C300H~IPH En OH OH Ill C9H C:)H rush 05~ Q~l COH D9H I8H ~:SH OH ClH
.Q~IOH~3~H Q3H Q5H O O9H 03H OH 3CH IAH 3~ 07H Q3H ~iH O=H I- H I
Q~2C~IH OH CDH t:~H C5H OEH OIH CDH ~3IH OBH C3il 52H OH OH 39H ~31 0110~ Silt By FISH OIH '12H ~3H BEI~ C9H iAH 9H BEH E~H 32~ 49~i C~OI~aEH3E~ 2J1 OH BEH C!iH !::)H 52Y Q5H Q'l YE!! D3H C9H F3H OH
0350~3CH~AH 2LH E3H E~H OH 3JH ~4~1 D,'1 49H J:4H faH 0~ ~3H 23H l:::)H
O bOH~UD2HD4H DAH D5H 03H OH 02H 05H Dlll l D~H B~i 7PH 32M ~E3H l 03~9~F3H2JH E~H BEH CDii 5J~ OH lAH E7H BEI~ 311t B2M DA~l s-H 1:~'1 0:!!10~03H2JH E3H OH 2~11 ~4il DZH A~Sil Q3W i D7H 3-~H 3DH i7H C~IH
Q3~0~21H~311 9_-1.CDH 51H D~H 1~1 l E~E-I 911! 3:2!1 Do 5~ ~7H OH 21~
Q3~E31`1BEI C IH 24H ~5H ash OH DBH 3EH F~ 6H l~H Of I 23H 5~K
QielC;~.3CH OIH DELI 3H !3H. 72~1 DL:Y en IIH .F3H g ~rrl I2H OK 3~i O ~!HGCJ~ ~?H C)3H JFrl ~rl I~H.E2.H 0~1 7C~ I~rl ~57H llH DEW 5Ei 3_1 32.H
03DO~DE~1 3EH C3H f 03H 5)~H DZH OH .3E~5 01H Cal Kit 03K OH .C`3H OH
03e.0~0~t1 03H 7~1 J.FrH ~57H :~ DEH 3E}1 DAH F2H l ;~H 4DH .13H J2ii -OH
a;r~3H ~iH Fbll CSIH C3H ~DH D3H 2~H D~H }!_.! Z2~'1 5~H B~'l IlH ~7H CUH
O~OO~F~ i~H 0~ H ~2~ 5a~1 OH 7~H ~H f OH i2H 9iH BEH DSH EM 5H
O~l~hllil i~1 li-H O~H ~.~.H C)IH 321i 4FH ~:-i ~H g~t ~i 0~ 02iH X:H Dl~
0s20~iD.l~H L:3H F~H 03~t 7~-i C;;H ~rl ODH I F}l ~Fi 7~1 i .CH I FH 2Fr. 19i~ ~H
a43Q~07H G!H ~7H ~H 791f ~tSH 07H 3ZIl D83t BH 7~ H 1:73H 12H D9H B~:H
0~!3H ~i 3;~1 D9H 2 iH C9H 3~1 C~H F.--~ O~!H C~1 F~H C~l FH
0450h~ --H 02H ~9~ Q5H 1:2Li ~BH9 H 37!~ 9H C~H COH O~H t:~h 7-cH ~1 O~O~r~i ~H ~5~t ~4ti 37H 7~1 J7H ~Frt 7Eri E:~H OFH ~t 6r~ 34H 17Hi 7.~X
C~4.7t:11~11~ 4Frl QS)1 C3H 2gH C~H5~;1 L~i .3AH ~5H .3r H ~rH 3AH !iZ~I ~H 47X
D~O~DBH 19H E~ )H gaH i)4H Q5H C9H D8it J8H ~H BOH C~H 30H O~-H
~Q~!1 ~DH QSH D2H 7~1H 0~3 C9H CDH 52H C5H C~ 1 1.~3 ^5H L rH 57~i ~FH
O~OHo~ObH ODH ~:3H 2~3H 05;-i ~H 3kt 05H 5Jti IEH Q3H ~IEH OC3H 06iH CLIH l~ IH
04aOi~21~H O~5H DAH ICH O~5H BZH IFH3 ~7H Jl)H C2X3 ~BH D~H 32.H Ø3il 5FH 2~H
O~CO~lZit D~H BF~3 ~2.H D2.H ~F.H 5~-H ,q~H R3H ~2H D3H Bi-H 4r~i ~i 9LH H
OJ,DCi~C5H BFH ~H 7~3 ~H 3r:ii aæY ~i 22.H FH ~FU 3AH Cll H 9rr~ 5:7H ~H
0~. C1~2~H 05rH 2_H 30H O~H C;~H C9H EDH O~t 3J~H ;~2H i~FH ~7H 3J~H C5iH B~
~FtL~Fr.3 C-`H 28H 05H D,~H IDlt 05H 3AH 03H BFH 8I11 g2H lF! 7DH irY ~.-1 0500~D2H E5'H D~H ~H 77H 2 ~!t 3H Z5H 2~1 BOH G!H ~9H D~H -lH 23H 37H
~slo~csn Oeit OQH CDH 3DH ~H OZH gDH O~H C9H OOlt O~H C9H EIH 21H ~H
0520,L1~3EH F~H 02H 37H C9H UH DaH D~H DBH l_H _~SH 81~1~1 t:AH 3DH O5H 05H
Q53CaW:lH ~at ~5H D3H I ~t I~H BOH C~ 3DH C5H C~ll Z!~H 05H OC~ 4AM
05~0H~OSH D3H S &I EbH RClH GU~ 3DJ Cl5H J9H C9H ~:H Q2~1 3~1t ~:9H 3EH 03H
0~0~3~H C9H D8H 1~3H E~H ~OH 1~9H OIH DUt Cell DH 5~H Q5H C~H 69~ 05rl Q5dOH~OaH IH C~H 5~H 05HC3H Ei~H oæY OJH C~ OOH CDH C9H 05H 37H
0570~C!iiHC~H 90H O~H l~tl 07il OJH CL2H DJH CDH ~9H CSH 0 1 27H SI~ ~'1 0580H-D~ 05tL ~)H E511 0 H 15H C2H 7~ QSH OJH C9H OOH 2Jlt E~t 9~ IcH
0590H--Q5H C IH ~:9H 05H I ~H O~H 7cH CFt 7.7H Dl~! IL3H 05~1 O~H 17~1 O-H 1 9H
05AO~C3H ~JH 05H O~t 37H aEH I9H QH D4t D5it ~:DH E5H ~5H !SH ~:2H 9~1 C15aOH~aO5H IDH C8H 2~H ~lH D~H Q5H lFr~ 32H ~aH a~ H CDH 3~H I ~H DJ H D~!'l Q5COH~OIH C~H l:9~S C~l. ~-H 03H D H H 3EH OIH l:l~H ~8H 03H 79H BOH
05DQ~II l DH ~:5H CQH 3Eii D7H ~H 4~H ~H EOH a5ii 3Ei OIH D3H ~H C~H
C~ieO~O~j C~IH ;~i EOH neH COH C~ C H ~;H Q,H AFrl 3æH 6rH BE~l .AFrH.32H
OC-OH~t5H ee-H 3JLH 4~H 3rH q7H ~H I E~i 06H FcH 02H ~H B2H 06H r~l 0 ~!1 0~500H~ H IIH O~H F::H O~H ~t I~H OJH F~'i 05H 37H CGH 3EH OOH 32H Q5H
O~JO!~3Frl.CDH CDH 02H ~3H ~!1 ~t5H.~leH 30H C21I E-.H nCH .37H C9H COH 90H
0520~Q2H ~:DH 3CH lAti CI:IH 3CH OIH F3H 3~ 15Fl1 aEH .37H C2H 82H ObH C~H
0~3~79H O~5H F~W. ~l ~bH CJ~l 9~H ObH ~H 70H Cr~H O~l.D~SH CDH 9E}i C5~1 ob4oH~CDH F2!1 OlSH 371 DSH 32H 49H 9EH DEH 3AH DEl.4 BEH; Y 05H C~i 74H
5OH~O~i 5cH 2~ 5~ ;Wi ~3H 8e~ rD)I 5~H l:~DH C2H 7411 ~I CDH 57H Q5.-1 O~O~oD~I 74H O~H IH FIH gEH 3~H DZH 23H 3~H OO~ H.37H 04H C H 3~U
0~0~-05H FaH 87H C9H C~H C~H C5H 3 H ~9H DeH 09H ITr; llH ~7H e~ 3H
C~80H~3~H C~ ~hH ~rH C3H OEH OoH O~H ec~i C3H E3H O~H O~H l ~i C3H G~H
OC90HoO5H 0~1 ~CH C3H ~3H OSH DoH ~8H C~H ~CH O~H 2JH FJH B-H 7EH 2~H
O~hOH~7.7H 23H 7EH 2FH 7.7H ~3H 28H 39H E8H OhH O~H H CDH E3H ÇSH C~H
O~BO~-9~H O~H F3~.3~H 6Frl eEH B7H ~H 37H 06H ~DH ~YH O~H FAH 91H Q~H
OC~ H J~ OC~H OOH OOH OOH l:DH ZJ~H 59H BE~I :TDH 32H FOH R~H ~CH B51!1 O~D~H-32H E.~H 3Ei Z~H FZ~ BEH ~H SAH 04H 2JH F3H 3~H 71H C~H C~j C7'i O~OH~OoH F3H L~H 7~H 05H F3H B7~ C9H CDH ~7~ ~bH F~i CDH 89H QCH C3H
O~FOHA~5H O~H OEH OOH CDH ~DH 05H G8H F3H 2JH F3H BEi C~H 97H O~H ~2W
O~OOH~2JH c~H ~H ~H 5AH U~H 3UH 3H BEH 91H 37H COH 2JH _3H 3_H C~H
WlQi~D24H 04H 08H E5H 2.U1 DQ~ BeH ~3H 2.~H 59H BeH CDH 5~1H D~ _IH..C~H
072D~37H 9H 3EH D.IH ~H ~FH BE~ C3H e-H D5H CaH 22H D7H D~! ~H 07H
07301~1 i3E~1 g5H CDH f~l O~H.3~ D.5H 3æ~ ~IH 3EH C9H /:DH 3~H D7H C~
07~0~7~H OoH 3~1 D H D~H ~8H 3EH RC~ D3H 19H C~l .CS)II 88H 7H ~9H 35~1 0~5a~03il ~3H ~8.~1 3EH aAH 11311 .19H 8eH 9~5H ~:DH 81H OgH 3 H 02Y D3H 48 O~OH-OE}J 915H l:DH alH l:~FI CDH 75H. C18~ DaH ~H 02H C2H 79H D7H
0771~148~3H C~H D2H ~!3H 0.7H CDH 2H 07H C9H I~EH 4~ CDH 81H D~l ~SH
0.78C!~H 02~1 C2H 75H 0.7H C3H ~8i~ D7H D3H ~H C~IH O~H C8H 37H ..9H o_i t;l790~03H D3H ~H C~}i 9~H :::2.H 8Ul 08H 32~ n2H D3H 4aH O~H 9~1i C~H 81H
07AOl~ D8H4CH ~H OæH C2H AFH 07H D~ CH e~H OZH C~H 9AH 07H C'~H07BO~Q9H 0.7H C2H lJH 07H ~1 ~2H D.7H 37H C~H OEH t:9H ~H IH 08H D~H
C7COH~1 --oH 02't CZH CFH O~'H C)H ~5H D7H D2H a~H 07H C8H a~H D7H 3BH
~01~1 E~it 0~. C2~1 D3tl OIH D3H ~CH ~iH D2H C9H C~H ~H 07H DZ'I CF.1 07E0~07rl C3H ~e~H 07H ~)H ~H a8H IE.-I OOtl C~:)H 91H CaH ~'H 2~5H O9H 2EH
OlFOH-I~ CD~I 41 C~H J6H ~!'1 5DH :::DH 8EH a3H E3H 5Q~ QH ~! I:~li 5C-i 080CI~H a-H ~H IEH ~H C:)H a-:l ~18H E3H E3H ~H 23H C~H 3Ei 09H E_i 081QH~2DH CZ~I 09H OE!H 1;:;1 g2H 5cH C''H 91H C~9H 25H C2~i _=H 07H C:)H ~H
OR~O~H 2~H ~tH 3EH 29H 22H 91H 3"~ 7DH ~4H E)H CZI/ c7H 07H 1~rl O;IH
0~!3Ct~H ~IH 0~ C~ H ~1 iEH o~nt C:~H ~IH-~_H tEH ~ott~H -41H O~tl O.~H Cu5H DtH C9H C3H C~H O~H QH 5BH 09H ~H 5BH oaH J E~l 31H J tH
OaSOH~lH D8H ~`9H 3EH ~H D311 19~1 ODH C2~H 57H OgH OEs! i3H 3_1 ~SH D;H
OaoO~I~H C~H D2H olH 08it ~H ~H ~9H C9H 3Esl 51H D'H 19H Oc-~ 2aH C !H
Oa70H~II O~tH C3H 5a~1 ~8H Q:SH O~H OEH Fi~ H ~I H OaH D5H C2H nH O~H
o~E3C~H 3E1 3C:H E3H E3H lDH C2H B3H 0~*1 ODH 2H ~IH OBH :9H .7AH ~;H
0890J~7H OoH D3H ~3H Or.H ~r-H nEH 32H D2H gDH D~ll OEH 6~ C:)li 53H Oq~
03Aa~QSH C9H C3H 931! O~!H DEH 9~i ~H C3H OaH '-9H ~FH 32H 71H 3E;I IErl ~IEtO~31H 3E~ DEtH ~?H 91H ~H 0~ ~7il ~H 2~H D9H ~1 IDt~.O!i}l ~r~H.~'I
O9C01i~9HQ4H 1~ DH OS:H Q~H IrH 3rri D5H C2H.9rFi Q5H CDH JF~i 09H 3A~
O~D0~7JHa----i 5~H ~:ZII 15H ~H 3~11 '2!-i 7i.Y ~:H.~H 1~9H 08H ~L.In~
C~3Ei:l,'~O;;lH ~U 921 f~FH D5H J IH 16.'i BFH O~H IOH 3111 6FH B~f B7H ::lH OZ'i o~iF~,L~09H L~i B ri C2H F CE~H 23H l_iH 05H '''~1 ~IH D9H C3H OAI~ D~H DlH
0900.'~37~ C;H l~i nH 2 iH i #i D5H CZH a2H n~H DiH ~i 91 H EIEH ;r)H ~æH
Q~ i Olte~9 111 9E~! C111 9J ki OBH DH JUH O9~i D8H C~ C~i -~H. O&~i ~7i1 C:i~H 7~1 092D.~--a7H i F'.i .33H 57-~ CgH GEH rrs1 l~H E~i C7H D~i QDH CAH 7CH 09H D3H
Q930ff~al ~.~H. DlH C~i 27H 09H- ~EiH Ol:lH t:lH ~H 0911 DaH ~! E:5H.DI.'l '-2.H
09~1~37.'i O!iH 3H 25H QgH C~1 OOH 39H C~i :1LH ~H ~aH ~CH rJH Ollt CUl 09501~i9H Q9H Da~i ~H s~H OLU. r~H ~7~ 37H DB.H ~CH E~ IH C2H 7C1 09H
Q9~OH~0~1 C~H ~OH U~! 7CH D9H D!~ E~S.'i ~iH ~H ~52H C4H ~'i OOH OCli 09.70H~ 7CH O91i D3H ~C~i E6H OIH C2H 6FH O9H 75~H CS~H ~-7H C9H ::3:-i ~H
D9BO~OQH 7'~ DH 59H ~H DAH AOH 04H 92H .78H IFH 47H Ei7.H 79H rAII
0940.~3HO9H IFH ~H FH ~i ~7H JFH CIQH 2DH ~2H 5~H C9H 7.3H Z~H ~i Q9AO}~; IH C.9H C12~i ~H O9Hi C~H F~ 3AH C2H O,~H Li~H ~DH 7EIH O9H D H ~37X
.09BQl~CBH r~i IGH ~2H OAH D~i 32Yi 9EH 9FH 32~i 99H 3r'-i CIiff .7~~i D9H D~H
C19Ct?H--~;tH 3~i 98iH aFH 30ff 32H 9~iH 5EH ~i 7r=-1 OQH ~IH ~rH 2ZH gJW 5i ri 119DOH~3~H 98H aFH BOH 3~5i BFH CDH 7EH D9H D3H 21H I~H E~fH B7H.~!~I
09EDI~O~1 OlH ~H ~EH 09H D~ 'H 3AH 98H BFH ~OH 32H .g9H ~FH 3~H .~9H
O9r{)!~::1rH 3DH 32H 9S~H !~ 23H CZff DH ~DH 7E~f 09H OaH 3~H D~H !3Frl o~OO~BOH CZ~I o~ff OAH 2A1~ 9~H BFil F~H D- H C~H 37~ C9H r3H C~H :~3H
OA10~1~1 GH ~2H C7H ~H ~H Ol~l rllH E5H D,W CDff ~IH IFH 3~H ~3H 32ff 0~2~9CH BF~ OH 4~H 1~7H ~H E5H OlH ~H 32H brH BE~ 3EI BCH 03H 19H
C~OH~H ~Frl O~ff ~H E~L D~ ~H ~EIH CEH ~H 2H ~2H OlH CDH ~I~H 07H
OA40H~-rlH DAH 79H OAH 2JLH 9E31 BFH IIH BFH EIFH C)H 5t~H DDH C;~l 3Frl aF.H
OA501~1~H ~DH B~H~H !~H QI~H ClH EIDH BFil IIH OOH ~11 CDH 5~H ODH QH
OA~dDH 0~ rDH 27H J~H DAH ~5DH O-~H lFH 3~H H 11! C9H 21H OCH ~OH
017D~I~H 7i~H.B2H ~H .1.7N IIH r7H DAH lAI~ 9CH Brrl lDH l~H 9G~ ~Fil O~O~CZ!~ 2BH aAH DOH OOH OOH r~H F~'H O~H F~11 ~H ~I J~H C~ ~!H
0~ ClH ~IH aBH 07H D/H E~H DAH C:)H ~51H Ir,~1 CaH 7EH .OFH CDH ~3H 07H
OAAO~C)AH E5H IIAH ~EH e5H 03H 19H 3Eff B~l D311 191~.alH .3F}L.07H DAff ~1 OABO~I 21H E5H t)OH 22Y 91H BE.1 ZIH DCIH ~ff t::2H ~H DlH CD!t ~2.~ 07il OAC~H ~3ff 07`H ~!1 nJH 'I-~H ~FH BEH 3EH BCH 12~H 19H CDH ~FH 0~1. DAH
O~DOff~H 0~1 I.A8H OBH F5H ~C:DH.42N 0~ ~aH D7H Fll! D,~H F7H Q~l ~UEOH~AFIl 32.H. B H !:9H l:;~H ~s2H 07H ~r~ Æ~} E1711 .37H C~IH ~H ~H
OAFO~I~It 21H 4lH 3~#t C3!1 CIH ~EH CDH ~2H 0.7H 3EH t~IN 32H ~ff ~EH 3JW
OBOOH~ BEH q7H 37H ~ff CDH B3H I.9H C~ ~9H I~H 21H 38H 39H UH ~IH
OLIOI~lEI~ ~Eil .F'sl S;:IH ~Bff I~H C~ ~5H llgH ~H 98H iEH2IH I~ OBH 22~
032Q~55H 3E~t 21H OOH 39!t 22H H BEH 3AH ~EH F-H llBH D2H A~rlH
OEL3~I~ CDH B~ IAH ZAH ~H ~Eff 22ff ~2H B2H ~H ~11 F~H O~ ~H sc~
O~O~BEH ~2H 13IH BZH~sH 2I~ 5H 08H 22~ r5H 9E~ 21H C~ ~9X 22H
OB501~i3H B.EH ,r~CgH l.~ C~ H 9sH IEH F~H 2AH ~:2H 9aH ~EH
~21~ ~SCH .08H 22H ~5H BEH 21H OOH OOH VH æH 53H aEH C~ r9H 19H
037~0EH CO!! ~lH $CH3~H ~LH 5E~ H DH .7CH ~29ff C5~H 3J~H 90H 3EY ~H
O~aOltoF3H 32H S~OH B~ )H 8311 1~ ~5H 0~ QE~ H ~H IDH 13~ DAH Ei~3-!
OB90!ta~QE~H F_H 7r--H.rëH F~ C~H C4H OEll~ C:IH 99ff ODH ~H 59H BDH DAH lQH
Og/.O~lEH..;~ 12.H BS H DAH lOH IEH ~r~l E3~t{ .CAH ~OH 1 EH. ;IH ~1 2EH ~1 OE!BOWH OBH F3~ 2gH C,~H tl5H n3H C3H Q8H Ih1 7EH F~ I~H C~ ~9H IEH
QaCo~s3E~1 31H 3~11 r9H Fl~l ~H C9H LDH 4731 ~H 7rH F~i! 12H ~il ~2!1 OeH
031~0~2~H C~H C~H ~H n~H ~H 12H IAH F~ 2H CAff -7H ~LH ~:5H 12H
OBE0~27H 67H 22H ~1 9EH ~H FOH IAH ClH 7CH ~aH ~SH 3F~ ff 3Iff r~u OElFDff~vF~ H C8H H l.'èH CDH ~3Bff llff 7~ FH 12H ~:~1 IBH XH 32H
DCOOit~19H n~ crlH ~7H IAH 7~ 57H C2H OCH CrH 2~5H l?H OEH O~H ~CH --~H
OCIOH~rC~Y C2H oaH ID~ H C~ H IDH FSH .IDH I~IH LAH FIH C~H 0~ OCi OC201~CDH A;:H H !~:Sll OFH FH 7~H E~H Dr}l C6H OAH Q~H C211 25)11 CCH ~LH
C~OH~ 37H ~1 ~57tl C~H OCH QCH O~ff D5H 21~ ~H C;:IH 0311 l9~.0~/
C~OI~OOH O~H DJH ~L`~J 131! F~iH 7e F~}l rrff U~ SFil DCH B7H ClH lQ1 ~50~1~ 32.~ ~1 8EH FIH ~IAH -~iDH O~ H F=H 21H ~H S~H IE~ E17H ~gY ~: IH
OCi~0~3~H AH ~llH B211 E17H ~H 7R1 ~I CDH 2FH 0~'1 9H 2~ 81 2H
0~70!~ CoH O~H D~H 7EH oa~ EBH 22H ~2H E;2H aJH C9tl 31H ~H ~1 Bl~
o~o~azH 3CH F~i OEIH DlH ~H 3~;1 DIH ~2.Y ~IH a2H C3H 71~H DCH 21~1 Q OHsOOH Q~l DBil JEIH EoH F~ i:Jatl S~l Es~H. ICIH CAH ~H OC~I ClH ~iH
QC,~ 3H 9~1 C~H C~ll ~!H D'`Y ~1 CDH 1 I)BH EISH 20H ~H
OC8QH--~H DCH CDH F7H OCH C:)H 9-~lH CD!I 35H bEIl C:H E5H D~ DBH ~L e~H
OC~dQH C2H ~H OCH C:IH FZH W lS7H C3H ~H ~1 DBH E~H.~:lH C,'l O~Q~Cgll OCH C3H F211 OCH C)H B~H ODH ~H o7H DaH l~H EsSH ~OH ~rH rlH
a:--O~H D2~1 8FH DCH ~H :~ rH D3H 19H E~!l EIH ;SH E3H 3FH BC~ C3H
0'~--011a-J9H C57H DBH 5C~ æ-H E~H OFH rSlH Bl~ IUH l9,L3 C~)H l~JI Dr:!H ~H
Ci~OOH~H DD,LI ~ZH FC:H DCH 7F-3 ~.3H 19H DH .8F}l D~ C:~H 56H C3H ~2.Y
Q~lDH~i:~H OCH t:~H DBLI SC~3 i~SH JOH ClH 2QL3 O::IH C:~H 42!~ ODH C3H 13H DQH
0~20H~QH .r~!.DCH t~FH C:)H sZy ~H. F-H DC~ )H ~H DS~H E!5H 6;:~1 r~H
C330H~2H CQH C 1H F2H OC H (5 ZH ZH C)5H ~:DH r~1 OC~ QH DDH 3~11 ~OHGl~i7H C!i!-l 3~ ~S:H l!.lH JQ~ --H E3_H ~3H !~H ~EH FCH D:IH 19H ~H 7~
CD~JFrl 6,H 7C!1 J~ 6Frl CSi.H 7~H 9~ C~H 7~H aDH CQH 73H ~H ~-H 7J~H
ODbOl~:~t H 5~H ~:;7H ~li 19H ~H 7BH ~H. C~H. D~l Si;~ -19H ~H 7r~H Dl ~13~H
.CD~D~=C~H 5~H ~DH r ~YH ~SH ~H 7B~ ~CH D~H ~3H ~DH r~H ~H~7-~CD3QH~G9H 7ZH ~Iu LDH 5~H QDH ~3H 2~H U H ~-~ nDH :~H 7~H ~9H 77H EIH
C~90H~H 5~H ~3H L~H 23Hi C3H ~9H CDH 7~H H ~DH ~H FOH 67H 7D~
O~ CDH lF~ ~OH E~H 0~ 9~H 67H 7~H C~ H 5DH EbH rOH C9H 0=~
Cl~O~O~i Orri D~i C9H 07H 07~ 07H 0~ C5H iIH OOH ~OH Z~H ~6~ F~.2;~
O~OOH~C~ E~H ~lH r~H t-H C~H C~H 9~H on~ J ~H esx JiFH 1 3H U~( C3H
CCOOH-~DH 2Ll;i f:~}l.~H IAH r~}l rrH ~i OIH OFH :5FH 2~H CDH IBH il~ r_i ClD~C~r~l C~H a-H OJU1 COH C~H Q3H OEI IPH l. H r---~ H C9H OIH ~sH OOH
ODFOH~H Q3H..... OEH 113H L~! E=U. r:-.l.C~ DIH. r3H 03~ )H tl3H CEH B7~ 1~1 OEoo~C9H 3;'H C9H 3H .FaH QS;'H ~3H Q3H DH 2~H JIH 9~ ~rH ~æH F-I
OEloH~IH ~H ~1 ~H 21H 1~ 21.H ~4H OQH ~:!7H 2~ OEH 2iH 0~1 COH C ~1 OE20~2AH Cl--i 21~ .713;i59~ :~31 23H ~i F;:~.~l O_~L.F~! ~H iCH CC)H XH
O OH002H 2C~ H C:~H ~HODH :~i J3Ut BEH 87H C2H ~3H Q~H 79H 57H ~H
0~5~ ~32Hi 73~ 9!~. ;~H7 IH QrH 71 3 H 22H ~i H BEH ~:5H 7DH I tll ~=H. 7 G~OH~I 7~ 7H IH5C11 O~lH 7L!:1 23H 19H 7aH Q2.3 CZH 57H OEH ~H
D~0~E5H ~5H 2~3 8:7H ~3EH '-~1 2~3 Q5H 9EH ~H 5~H ODH.DJ_.EIH ~H DBH
OaDH~YH ~:tH aH OZY CA~ 6FH OE~I D911 50~3 ~oH JrH ~7~ C91l E~SH 21~1 OOH
OEEOt~OQJI 2g~ H E~4H C H ~CH OEil DBH 59H ~SH O~H l:~H 8IH DEH -3H ~aH
OE9~D3H 5~1 3lH 9~ BFH 3CH 52!l 9BH 3FH ~H F~ IIDH ~OH O~H ~It ~IH
O~A01~7DH OEH DBH Cl:~H ~H OEH D8H ~FH 32H 9~313 eFH C~ 3 H 37~ ~C9H Q~H
OE90~0DH CDH ~DH OE~l C9H D~H 7FH.Q'~1 D7H C;:iH .72H O_L ~:DH ~2H 99H 0_~
OE~.i~9t3.3EH oOH ~2H 40H BFH 21H l011 2~H I~EH F~l ~)H 5C~ DH DC!{ D2H
OEl~O~CRH DEH C:H H 79H B7H .C~H ~H OFH 2J.1 _3H 03~ D H F~
OE-i:JH--5CH ODH ~3 02H DFH DEH CDH 1~3H ODH 75H ~JH ~H F2H ~1 31H ~QH
O~rOl~aFH B~'H C~H_3C!3 t~F.H 21H ~4H OOH.DE~3.~rl l:DH 5G~ CDH C~D2H r~
OFOC~QOEH CDH ~lH ~DH 7gH B7H CZH :H 8FH. BJ~H ~OH 3FII B~'H ~H 30H D.n!
QFJ OH~ZJ 11 0~ D011 ~IEH F:;:H ~H 5CH O~H DCH D2H ISH O~ H ~H Q~! 7~H
OF2Ca4B7H CYH 27H 0;~3 ~OH 3FH a.7~ C~ H 30H DFH A~3H CDH ~OH QFH J:9H
~:30H~V3EH DJl~ 32H ~OH aFH 2~1 I~H BFH 79H r~H lOH 77H 23H 3~H O~H 2~'1 O~LOH~I~.H BFH C9H F5~i CSH D5~3 E5H 21H I H BFr3 CDH.~H OFH 21H 1~3H 9Frl aF OH~H h3H DFH EIH !13H C3H FIH C9H ~FH 12H QH EFH 22H JlsH B~H r-~H
O~CJH OEH D9H ~H B7H C9H 47H CDH 7DH OEY 23H.S3H J3H ~4FH DaH. 11~
.Cr70~ZFH E~l CL7H C3H F}3 C5H C911 FtH O~H C~H rEH aBH CaH C9H 2LJl OCH
OFBOHJ5EH 3IH IIH H OcH CoH CDH 53H DcH 21H DQH ~OH IlH~lJH H C~H
OF90H~1CH ID~ 22H 12H 5cH 2IH 15H BrH IIH ADH 71H C~H ~C~ laH 22H L~H
CFAQH-71H 21H ~5H ~ZH IIH aEH.~ZH OrH F~ ~DH 53H QEH 21H ~JH 71H.Il~
OFBOH~BBH ~2X C~H ICH IOH ZZH ~H A2H 21H ~H ~2H IIH H OEH OlH
OFCQidCDH 5~H..Q~H ZIH ~U~H ~2H llH ~2H ~æH CDH I~H ~OH 22H ~3H B2H 21~
~FDOH~ QH FH æH 7~ ~ZH 21H 6~H 92H llH 77H BZ~ C~H I~H IOH 2~ ~9H
OFrOHDB2H 2-H 79H BZH ~H ~M 2~H UH -2H 23H 3~H 40H 23H 35H OQH ~H
0Fi:OH~3bH F~H ~r~i 32H .7H 9EH 3AH ~911 ~EH c~H F.3~ 32H ~9H B'H CS'H 22'!
~DOO~eSH ~EH E3H 22H 8:~ 8H CibH OOH ~IH OQH a~H IAH ~sFH OÇH 13il E~IH
IDIOH~.22Y ~!SH ~crl ELH ~H ~H OEil C2H ORH ~OH E3H. C9H.I:~H r~H GFH 7~
10201~æ~1 5FH 7J~H 2FH 67H 23H C9H ~FH 32H ~7H ~EI CDH ~H IOH F3H 21H
IO~B~H ILIH '5il 3.~H 52H BEH 3DH F8H 3ZH 52H 84 1:~! ~1 ~GH .3DH C~l 1 04CHaCI511 IOH 30H CAH E4H ICIH 3DH .C~ F3H I CH 3DH C/~H 0211 1 ~H .~)H AErl 0~10~ D~H C:)H D5H lOH l~eH ~H E~h' IOH SIB11 ~)H F3H IOH D~H CDH ~12!1 10~0H~1IH D~H 21H J~H 82.'1 ~cH FH 45H C2H C5H IOH 23H 7EH Fri~2H CZH
10JC~oC5H ~0~ 2~ ~EH~-H ~OH ~2~ C~ 10~ ~H ~H-t37H C~H-~H tOH-2BH
1~30H~7E.~ F: - H FH C2~ CSH IDH ~H C~H ~7H JDH 3AH ~7H 9EH BJH ClH F~H
1 090H~0FH 3~H '9H ~EH F~H Q4H 32H ~9H 9E~ 3~H CgH CDH C3H 05H lEH 05H
J~A0Ha32H &H 9EH ~H 3C~ llH C9H C3H C~H ~5H C~H ;~H J~H C9H l~H 05H
IDaOH~32H 5~H aEH 21H DOH ~OH IIH li H 5EH CaH rrH O~H 2~H I '~ 5EH ~DH
loCo~o~3H ~$H ~TH 3FH ~9H 3EH DIH ~2H ~H R~ O~H ~4H 31~ ~9H BEH BGH
JCDoW~32H ~DH ~&1 3J~ C9H 21~ 15ff ~eH 11H l~H 71H C~H f~H O~H 2~H AEH
I~EO~o?lH ~3H 5FH IOH 2iH ~LH 71H IIH BBH A2~ ~H CFH ZAH a~H ~2H
JCFO~-C3H 9FH I~H.2JH 9FH ~2H IIH 62H B~H C~ H OrH 21H ~3H B2H ~3H
13G0~3.~H JDH 2JH 5~H ~2H llH 7.7H 32H ~aH F~H OFH 2AH 7~H 32H C3H ~r1 II10~IQW 21H COH ~OH IJH ACH 3FH OrH OCH C~H ~3H Cc~ ~IH 9JH 71H 1 112QH~e3H ~2H ~-~ r-H C H 53H ~:~ 21H ~H R2H IJH nH B2H OEH r-H ~-H
113~4~3H D~H ~H 2DH H CDH 7~H DFH C9H F3H 3~ r~_30H ~H ~OH ~=H
IJ~OH-b~H F3H AFH n'H ~Y D3H 03H ~3H OAH D3H 12H 3H J3H ~3H IAH 3-H
1150~-BCH D3H J5H l~H rrH ~3H J~H 3EH ~H D H 19H 3_H r-rH ~H 29H D~H
IJ~O~-D~H ~H gSH J2H C~H ~H llH C~H ~H 19H C~H AbH IIH C~H C~H OSH
l17DH-C~H ~;æH Ç7~ C9H '~H 37H H 59H ~3N 5~H D3H ~9H ~EH 7JH D3H 5SH
Il~OH~03H L3H ~bil JDH iE~ 79H ~2H ~3H IIH l~H ~H D3H '9H 3EH 37H D=i IISOk~59H C9H F3H 2~H ~bH D7H ~H 9aH AOH lOH .--~H C9H r3H 20H ~H O~.H
IIACNDBCH F~H BOH ~OH F3H C9H 3H ~OH 30H DOH C~H ~H.COH 9H . H
119DH-a6H llH 7EH ~IH 77H C~H 7~H -6H Ol-.H 4FH 3~H ~JH C~H ~H IIH J7H
IJCC~-o~H ~2~ 9FH llH ~FH ClW ~FH C~H ~F~ LUl~ ~H FH ~DH ~-H l.-H
13CQH~AH ~J~ :5H ~9H ElH l~H ~9~ rH 9~H ?~H e9H B~H _IH C9H 21H OQH
ll-OH~OCH OJH G8H QDH 1~ B7H C2H ~hH IIH D9H ~U~H ~9H ~--i 3DH ~æH 99H
I~F~H~aEH C2H -4H llH ~tH C9H 1FH ;cH OIH ~7H ~H ~H C2H C5H I~H 7 H
120DH~ H Z~H UH FAH ILH ~FH ~LH 12H ~gH I~H OOH OOH ZæH 9FH a2~ ~H
L2~QH~QW 32H 9eH BE~ 2~H 9F~ 3E~ 3~H 9E~ ~EH ~H ;EH ~IH C~H 13H 75~
1220H~17H ~2H 9EH 5EH D2J1 IJ~H 12tl 23H ~AH B9H ~E'.tl 3DH 32H ~9H ~EH CZH
1 230i~1 12H 37H C~H ZAH ~Ftl 8EH V~H 9'-cH 9Eil ~FH ~7H C~H H 12H I I H
12~0~H OCIH 2~H aC~H 9~1 7EH 0-cH 09H ~H C~H 5-~ 12H JFH D2H ~9H J2H
125D1~13H ~:3H ~H 12H 1~5~ 23H 22H ~SH ai~:H ~H ~H G~ DIH D;~l 2H I~H
12~0H~ H 3~H 18H EiE}~ f37H C~H i'F l J2.1! 3~LI ~SH ~IEH 5JH l;~H ~H 12H 3AH
IZ~ aAAH BEH 9~ CB}I 3~ ~DH 3E.H .lDH ~7H /,DH gEi C~H C~H !~DH 13H 3~1 .12~0H-A9H aEH 3DH 32H ABH 3E;i C;2H C3H 2Y1 13H 3~H lCl(l~H 3DH 32H ~CH
12gO~-e~ CD~ C3H ~H l~H ~H rrH.32H A~H 3E~ C~ 25H L3H C~.~ 4~H liH
.12AO~C~H 5DH 13H C9H 31H ~aH B=H Ird F~H D~H 3~H 12H FIH IFH r~H D~H
l230~ H LZH FIH IFH ~2H Cg~ 1~H C9H 38H C3H _bH O~H COH F3H D3H ~OH
12CNH'CEH r~ DhH 9~H 3H ~f~ 3æH ~BH 9EH 32H hBH B~i ~-H ~6H ~7~ lF.H
l2~C~-~EH 2JH ~H -H 22H ~2H a~H 3~H r~r~ CDH 92H llH lAH ~H B--~ ALH
12E~H~32H A~3 3EH D3H D9H F3H C~H D8H O~H ~H 04H COH F H OgW ~H ~_H
12~0H~r~H~O~H 8D~ ~EH 2FH 32H ~9H 3rH -H ACH 9=~ 3-H O~H.3æH BOH ~-i 1300~21H CU~ ~H.. 22H B4H E~ C3~ H 12H DaH OaH E~.JC~ C H F H Q~H
131~*~F:! C6H 93H 3E~i QrH 32H ~LH eEH 32H ADH 3C~.1 3EH ObH 32H 31H ~H
I~L20St~2~H ~H 3E~ 22HE~IH BrH C3H D7H 12!t F311 O_H 0 H 015H ~H J~FH ~2~1 .1330~.8H 3E~ D8H ~QH3A!l ~BH 9E~ E~H F=rl ~2H.~E~H ~E~l CDH 9C11 IIH 3~il ~3~6D~. BEH BIH 32H A~ H .F~311 ~9H F3H IDEH OCH t~ Ai~
13S0!~32H ~H ,3EH DEIH ~1 3~1 ~3Jt BEH ~SH Fi~H C3H 39H 13H F3H OEH 30H
L3~D6H 9DH AFH ~1 MH EIEH ~aH BEH E:~H ~H 5:3H 39ff 13H F3H F~
1~:7C~E5H C5H CSH CDH C~3H 15H F3l.2~!H CJ~H EAH 13H F~H Cl~ D~l :FH 131t 13~0Hs~3)~1 AFH ~EH 3DH ~H FrH llH 3ZH AFrl 9~ JZlH B2H BEH ;!3H 70H 22H
1~90~a2H 9E21 D~3H ~OH CIH DIH Elil FIH r~l C9H F31~ F5H _5H Q5H CSH.C2~1 13J~Oh-Z2H 15H Fa~ 23H U~ FIH J3H F=H OAH D2H Ftrl I~H 3A~H BQH B_H 3DI!
.33B03~C~H FrH ZH BOH BEH 2~3 g-~H 8F~l 23H 70H 22.~1 B4H liEH D8H L~
I3CI:I~C311 .9- 11 1 3H F3H F~iH E~H C5H CSH CDH 2CH 15H F H 23H ClH F3H 13H
13DO~Fi~l OAH D211 Frl 13H 3~H BIH B!~H .3DH ~Atl Fril J ~H ~2H BIH BEH ;~H
,llEOH-~3~H aErl 23H 70H Z!H E~H B~ C~H 9~1H 13H 21H SL~ 13H ~3H C3H 2~ ~1 1.3F~Hal~H 21H 9~11 J.3tl 5H ~H 5i~H I~JI 21H .~-H 13~ 511 C3H gDH 1- i3 21.H
3~0H~9~H 13H 5H l~t1 ~JH 2EH :IDH ~:lH i~H 13H 3CH CAH -~H .13H r3H 5~1H
~JOH~H3H CI)tl 9H I~LH CDII H CDH 7DH l~.H C9H 3~H A8H l~:H B7}1 C~l 14;,0H-3~H A3H 3B1 F~H.OCH DOH DBH C8H E*l 0211 C~ H 2.9H J3H C IH 29Jt ~IOH-13H 2~H B12H 3Eil a)H ~FII 14H D.8H 2~H a2H BEH 7EH. 3H 2~1 35H ~H
1~01;~32}1 BBH GEH 3AH 481~ 1 FbH DIH 32H ~BH aEH C9H l~ui /911 3FH B7H
.IJ~501~CBH 3AH H EIB1 FEH D~l DOH D8~l ~iH E~H.D~)i C9H ClH ~AH 1~ CDH
I~LOlt~dAH 13H ;!~1 3~H 3EH CnH ~EH 14H DgH 2~H 3~-H ~Eil 7EH a~l æJI C2H
Ji70HmBE~H ~ZH C-~H 3E~1 3A)1 ~aH BEH flSH 02H 32H ~8H EIEH C5~H 3~1 ~li 3Eit O1~37H ~H .3/~1 ~!1 IIE!! FE}3 OCH DOH OBH Ct~H E~SH 2!1H CgH ~H 511H 13H
l~saH~ ! 51~H 13H 2AII E1~11 BEH CDH ~LI .14H ~1 2~H 3~i ~EH 7E~i Ei3H 22.~1 l4AOff-L:13H ElE~i ~1 caH ~E~ ~H 4~Jt eEH F~H Cl~H eH 8EH ~C9H 7FH F--H
F.;:H 37J1 C9~! 2eH Ei~H ~H DJH ~i II~H IJH JlOH ~FH CDH 51511 O!:IH ;~2H
J~H~ E3ff CQH E:~H OFH ~IH E8H J'IH ~FH 7~H OFH t)FH OFH OFH E~sH Oi:H l:::!H
14DOH~ 5 14H 07H OJH 131H ~FH O~H OOH 21H FBH 14H ~9H 7EH F*l rril.~
I~E~E4H l~,H -~7H C9H CJH S:3ii FF}I 131i F~i O~H D~H F9H J~H C~i F3H 14H
F~C3H F~H 14H ~EH .G2H ~9H ~!1 D3~t C9H 3:~H ~:9H OJH 0~ 0711 2~H 02H
J500~ a5H OeH OOH O~H ~SH Og~i Z3H FFd F~ 11 3E31 DIH 32H A7H BE.H
J5JOH~D3H 40H 4TH E~H oFH ~i E4H I~H 78H E~H FDH C~H E~H J~H 78H C~X
1520~C2H 14H 3r~Y n21i 3?H ~7~ ~Eil ~BH 4~H ~;H 12H 15H 3~, D3H 32Y
Ir30H~E~ ~BH ~OH C3H..l2H l~i lA~ ~CH B~i C~H 21H R H aæY ~F'1.3~H
IL40H~d~l BEH g7'1 C~.H ~8H J5H r3H 23H 5E~ 23il 56H 2~H 94H BEH C H
Ii5DH~?5H ~6H 3~tl 2?H ~4H BEH 7~1 ~H O~H 4Fri lUt 4~H 3EH ~7H 79H C~H
ISbCH-~4H 15H Cail OTrl 3~1 5eH ~AH 7~i IEH IFrl IFH E~H IFH 32H AIH 5E~
IS~OH~23H 5~ ~lH 5~H E3H ZæH 5DH g~H E3H 23H 5r.H 23H 5~H tH ~2H ~BH
J5BO~aEH 3EH OIH 12H ~DH BH C9H ~FH l~H 4FH BEH 32H ~-DH aCH 3~H AlY
1540H-~aEH32H ~3H BEH 2~H 83H EIEH 22!1 7Frl }~Eil F~;H 2~H 7FH B~ 3EH OJH
IS~OHla~2H~FH aEH ~H I~H 9~ ?~qH D~l 2;~1 DFII 3r~ 2~H 7.94 eEH 22H 59H
J5BO~aEH23H 22!1 75H BE~ H 08it J6H D~H C~l 15. ~Y EAH a5H DAH ~H
ICrO~J~SHFBH.2AH 7BH ~BI E3H.~ 79~ 3EH ~H 5:~H DDH l~2H J5H 2~HI5DC~7FHBEH ~9H.3E-i OJH 3ZH ~Fri 3E~ DFH Bri ~H 94H 23H ll~ H
J.5-~J5H C3H A~IH 15J1 ~1 I 8E~ ~7H 3~H ~H q_~ 2JH I~OH COff 06n 01H
1 5rO.~Y F~l 15H 04H 2;~Y o~H 3~Y aOH 32H ~H g~ H ~`5H C9H ;~Y
J600~8H aEH ~3H r7H 1~ ~1 ~H 05HC3H .CIH 1!~Y. 3AH 93H 3~H B7H.r~l J410H~3DLI Jhil 32H 5i2!~ I.~H OlH 2~ DBH.5EH 2~H 5~H ~H ~Frl B_i ~2H
I b2tl~ ~19H I 6H ~5H I J H 5CH BAH ~H 59H BL H ":1~1 ~.Frl I 1~ 3J~H qH c-Y
16~7H CAH 5-~H I~ H ~3H D~H C~H H S~ C9H IJH WH C~!1;~E~H OIH CAH .IGI 1~11!~ C H IrH I6H i2J! 5BH Bc-Y ~5H I)H 9DH 3AH
1~50HoC3M 27H I~SH 2Jt~ 5911 BEH 29H IJH ~1 19H '-H Z3H 7E.~ H 7C!H
l ~aEH 2FH A4H 67H ~7BH 2FH ~ISH ~FH ;2H 7~H 3_-1 C3H 37H I ~H 2~1! 7DH
J670~1~H JDH ~3H ~rl 71~ 7H 2~t 59H ~.. 23H IJtl ~H ~Y 191l ~:1 1~80t~23H 5~5H ~H 2~H.7~H BE~ ~DH.:!FH L~ Bll~ 5rn 7GH 2.~ 12H 3011 5~1 1~90~-~1H .72~ 2BH ~3H E3~ 22~.;LH ~Y 22H 63H C9H 21H 5JH 9EH ~5H
1~AOHnC2H FlH J~H 3~H OAH 3AH ~H 3~H 9~H QH C~H 16~ ~H ~H ~F~.i7~
l~30~1F~ C~H C~H 17H 17H l~H ClH J6H æH 96H 9EH 32H 9CH S~H ~3~ 21H
16CO~B2H 82H EaH ~DH ~FH ZSH lF'H 3~H 5~H 8~H ~'H 9~H 3c'H ~gH ~FH ~1~
.l ~û~ ûFH CAH E~H 1 ~5H B9H r~ F~H 0~ H li H ~.H l~ H lE~
H~O~H C~H B2~ I~H ~FH 32,'1 ~H BEH .21H ISH ~=~L ~1 BIH B2H ~::3H B5H
JL~Dli~J5H 1~1 ~5H B~H IJH C~H 3~ 50H 3Ei1 32H ~H BEil 3~ 8111 ~H
J7X~6;'~ H ~ a~H c~ bH C~ B2H I~H ?IH 15il ScH
1710~22H ~a~ BEH 22H S~H BEil ~H 37H ClH 2~H 1~H . Wt 2D~ H.~!
IJ2D~1 35H 17H 37H 3Eil F;:~H ~IH ISH 5E1 ~æH ~H BE~ l:9H 3~1 ûLH IH
1710~77H ~OH C:~ 29H 17~1 lCH CIZH 21H J2H 71H ~1 29H J~H ~DH ~H ~1 1 7~0H ~6~ H ~Z~ H 8e:s~ Wl E~ BEH 7EH 3 H S~H 9~ 2~H C---l 23H .5~J~ Z3H
I ?SOH~-22H PCH Ei~ ~H 22~ ~H BEil I I H ~) B6H ZAii 99H 9 H 29H 19H. 7E!i M ?~H .7Eil Zf }l 51H BH 22H 7~H 6~H 2AH ~53H 9c~ !:~1 he:H
1 ~70~1~$H C~l AH Q!~l 2~1 e5H BE~t ~H 2~H 7H g~ C~H !~H S~H D2H ~H
.1?~1 ~H C3H ~iH l ~H ~l 27H ~AH ~3Ei 1.?~1 S~H ~H. ^5H C9H C:)H t`'l~
J790~2~H ~::311 3EH I~H 21H 5~1 BEH 35H C:JH 315H SOH _~H ~H BEi IrH D~H
J7~01~or~l IJH J~-H DA~! L9H IE~I C.9H 22H 59H B~ L~H 4 IH J-8H 3~ 40H .32~
J BD~99H ~EH EBt1 2~! 7 H E~ D~W ECH I 7H -~iH .aH B~ll IJ H 75~H 32H 9 -~
.;7COii-9-H J9H l9H C:IH I~H 12H ~ff E7~1 J7H.~9H 22~ 9H ~-H .C!:)H
17D~CH J.BH 3~!H E~ J7JI Fai OJH CAH FOH 17H 1~1 DZH B7H C_H Oit.17!~
Il~O~Ll 12H DZ~ 9H I JH Cs7H AFH 2111 t10H OCZM ~7H ~H 3~H I~W ~Fri J 1:FO.~2AH 55~H 8~3 2BH WH 2JW 5CH ~H Z~H 75H 9EH 2.~ 9~1 9E~ Çl~H .U~
J~OOI*-J~H DAH IOH l~H Z2H Q9H li~ F~it 02H ~IH ~7H I~H 3H E3H 18H
J.810H~3~!1 4~t PE!l E~H F~l ~2H ~11 BE~ J:9H 211~ 9DH BAH 22H 75H 13EH 2Ail F~2DH--9 LH ÇiE~:I C I)H A7H l:~H DJll ,''H 1.9H Z2H 9111 aa~ ~7H lali 3A~ 4 .1.~30H~aEH e~5H FDH 3ZH 4AH e--rl :57H .3~H S)H ~H 2fil 2,4H g~ BH ~~ 7~
~E1dali~11 7DH ~H ~7H ~H IJH F4il OLII L~ H 5~H liDH C9H IIH ~UH B2H 2AH
J~5~ggH 3~H 29H .19H 5i~1 23'H ~H E9H 22.'1 6311 EIEH 3~ D3H ~2H ~5H B~
labOli~21H FJII BEH ~SH ~59H 2~H '45tl OOH ~1 2~H tH D~H 9~H 1.8H i~H D5H
l.B~70~BE~1 rcH Q5H C2H 5~0~ H, H 2~H 5~5H 2~1 ~53H 8~H CDII 5~H ~DH CZY
I B~o~a3H IE~H C9tl ~H 5:7H t~5H rl~ll 9~H J~!H 22H FIH BEil C~H 9LH ~H C::H
J119OH~B~7H ClStl Fa~L ~EH 01~1 ~711 _9H FaH ~lH D5H aEH 3DH C2H 5DH JaH ;7H
I ~O~H ~3~1 CDH .IIH 1 ~H 3AH d8H aEH I FH D~H BSH I~UI I FH DAII ~)5H 18H
18EO~ I FH D~H ~H ~ItC9H 2IJ1 8~?~ B~H 3~H 4~ ~cH E~H F~ 32H ~aH 9at J ~icH ;~;H 5~H 2~ H 32H 93H 3EH E3H 22H 7FH ~3e-H 3EH ~OIH 32H F.-1 laDO~eEH C)H 9AH ICH C9H 2.1~ C2H 9EH 3AH ~3H .3EH EISH F~H ~'~H BCH II~H
I~Olh21H C8H 3cH 3AH ~EJt 3EH EI~H.r3H C3H eDH I~H 2~H 59H aEH IIH DEH
IBFO~a~H C;~H JrH 11H 1~1 9H BEH F~H 02H 3211 ~9H 3E.~ ~H OOH OOH 22H
1900H-9CH 83~ 9H 31H^~19H 3EH.~H 02H C9H 21H D~IH 8EH ~5H ~COII 3~H ,~OH
1.910H~21H ~IE;I BlH 22~ .7.5H 6E;1 2lH 9CH R~;i ~H L7H ll.H DAH 23H J~H Z2H
1920~9CH æ~H C9H 3~H d9H 3Eli E~H ~DH 32H ~DH ELE;~ C9H 3, H - ZH 31H
1~30H~C9H J~Frl 32H 42H Pc1 P3H C::)ll 27H 10~ C9H F3H 31H Frl 8EH ~H 39H
l940H~l1H CDH 9FH IFH C~H L3H IJLH ~H 13~1 IFH lH 0~ 32H EH 3c~1 ArH
1 ~50H--32H ~H E~E~J 12H 4DH lEH OoH 32H 52H 3EH CDH 27H JDH DCH H
19aoH~lEH UH.QA 3FH.21H ~H 19H 22H ~CH ~H IH ~OH OOH 39H æ~3 53H
1~10*~8FH QH -Dtl JF.A C~H D~ JFH CDH .89H IE~3 C~H ~3 19H DAH ~3H IEH
1980~C2H 5~ 3DH C::IH ~BH 3FH ~tl. F1~3 ~ÇH CS~ 3 97H I~H C3H 74W 19H DE3H
1990~8H ~r3 D2H 1 ~3 .83H ~5H C9H DaH OPH 17H 1~ J7H 5H ~3H F--H C13H
19AOH~COH C3H .`OH 3FH C!:H .3 3 19H 3EH FrH 32H 90H .3EH 2H ~2.H ~EH i2.'1 19BOH~A3H aFrl C9SI IE}3 ~5H ~3 ~3H 3EH .3DH D3H lSJH ~EH E~H D~H olH 3c--i 19C:lH-DFrl D3H ~3H C9H OcH .FIH C~H ~9H .39H OEH OQH OoH 09H IEW r-~ C;iH
19DOH~52H 1~ C9H C3H 5Crl J911 7=H FE~i . IH ÇaH ~FH C:IH E2H 19H 2.3H ~H
IgED~D~H 19H D8H E~H BOH C~H E2H 19~ 79H D3H ~OH C9H 31H 90H BEH
IPFOH~ AIH ~F1H :~L9Q~1 e~'L.CDH 08H I~H '~ 7.9H 2FH ~Frl ~H 90H 6rH 31H
IAOCl~ ~2H 9~1H BEH ~FH CDH ~..J~H f9~i 3EH. P8H ~IH ~H ~!H I 9H C9~
IAJOH~H F7H DDH 9H 19H OEH F3H ~:DH F9H ~9H C~l OEH ~H C~H EDH 19H
IA20~0E}~ DF~ )H r5'rl 1 ~H l~H DEi~. D~H C~H EDH.19H ~OE~L_rrl C:)H F9H 19~
J l30~C9H OEH aEH J:DH. E3~1 19H ~EH 7FH C2H F9H 1 9H CS~H OEH 7FH C~H EDH
J~0~-9H .QEH t CDH F5;H 19H C9il n-H FBH C H EOH ~.QH Q~1 F7H ~H F9H
J150H~19H C~t3 CDIl 5CH 19H ~! ~H F~H J9H Q5~1 UH C3H 5cH IAH FH C~H
IJ~oO~5CH~H FLH CDH Fl:~ JaH ~FH CaH F~H 19H 1~4H ~4H 32H ~2H 9EH ;-!1 IA7.0H~19HD'H ol~ ?H 14H .C9H 79H ~2H A~H 9i31 3E~ a,~H D~H ~LH ~HIAloH~E2H19H C;~H ~6H D3H oJH F~H J9!1 ~H OE~ FDH ~QH En l 19H
IA9DH~H C~L 52~ 1EIH ~I:1H 67H OoH OOH ~ZH AIH L~H 9~H CAH 1:3!1 UH ~H
~MO~Q3M O~H. lL?H AIH JAH 7al1 F~H JOH C:H C3H 11H a:7H 27H ~H H
lA90i~FOH C~l `:~ llH CDH .~Frl CDH chHH~ C2H 153H IAH 7.9H ~It De:l..C~
IAC:~1~63H IAH C911 OEH F~:}1 ~H E2H 19H C'3H .9CH IAH 3~1 loH -9H 3AH S~H
IADO~EH a7lt c~ ~H ~H C;IH SC~I J8~ OEiL C3H C3H r~4 1.9H C9H ~EH Frl IA0~H 6BH 1~1 1~1 77H I~H 5H B3H l~ Cl:)H ~H 19H C:)H 31H I~H CSH
.IAF~C~H O~H .IEIH DAH ;H l_H ~H r:lH IJ~H 57H ~SH 3F:1 ,F~1 ~aH ~H 5LI
~8t:0~1E}1 r~H J3H C33H 37H :3r~ JAH C9~1 DBH ~IH -~ 1 3QH C:2.H I H IBH DBH
1810~51H E:SH OFH C9H ;r~1 ~OH H 6111 60H C:iH 37H C;'H C5H ~lH ~OH
Ig20~J9H ~H 9DH 19H 2~H ~H ~FH .31Stl Frl ;:~H ~il 11~ H A?H IBll: ~1 19~ FI rcL OFH D~H 3._H JE~l r-H .3lH ~H ~H J8H F~ 14H ~Cl~ 6r't 1~1 13~1~r :l ICI Clll 6~1 lBH r~l 23H DZH ~Eil J8H DSH rAH 9RH IE3~ ~H . fiH
lCO~al9H ?'H n~ l~H -~H laH C:IH 9DH I~H Clii 2911 19H ~It 90H BIH ;13~
I~OHdll? ~H CIH C3H l~ J~li ~H 76H l.9H 37H ~H E}i lIH l:;)H B7H r H
J ~70~WH 7~1H 19H Fl~ CIH H 21H 0~ 8r.H ??H 7r 1 .-E~ olH ~H H
JELOt~lgH .-~1 JFH.1:2)i 7AH 19fl 3~1 rrH C3H 7.U1 1!3H_lH C;7H 2IH DEII aF~
1~90~71H ~8H 2~i 3~11 ;F;I OOH ~4 ~211 IBH 23H 3~i ~iH ~:9H E5H 2JH n~;i IBAOii~BFH ~H 2iH L2)H DiH IQh EIH C~H IEH ~H H C14 EDH l~lH l.'i i 5i30~rr.i 12~f C~l ~1 I~H IS:~ F-!l I AH ~AH EOH i 5LI ~i F~ 22H CAH EOH
.19COi~JBH IC:H F~l IIH ~H i_OH iBH )CH F~l J9H C~l 0H JB~ l~lt FH 21h .I P~OH~W1 E~i I ~H I H FE.4 DH C~H E~H læH rH F~ 19H CUl EDti I ~H 1~
JEI0tio~7.BH C~ii C2~L FC~ JBH E~H J~Fri 7JH DFH 31Fri I IH InH 9F~ IAH F~H ~JH13rOfi~ r~..i I~H 72H 23H 1 7H ~H E;DH 19H 71H EIH.~H E54 2~H ~::H 3~H
ICOO~SH hi~tl D;!H C~H I~H .~H 7E-i EIH ~:9H ~H IDtl JBH ~H ~3H ~H DIH
I C I Ot~ODH DAH 22H i H E-iH 2AH99H eEX C;IH c H C~ I n2H I EH f l~i 37H
11:2~iH C9H FIH 3~il C9H DE~I F~i ~)H iH JlH O*H 1~2H Q~ OOi~ 21M 2ûH
IC30.4~00H.C:3H 40H ICH ~Ei$.FtHC3H PlH J~H 0~ Q3~ 1 OOH 21H i4~i OJH
I~Q~22H ~S~tl F7-i ~H t:)9H l~i t~H F_;i 31H ClH 5SH JCH ~ri ~H ~H 5~H
IC50i~1C~. Fi ZiM ~2H .9~1 IEH ~H. rrrH L:)~i ~i 1~1 FJH C~H C~ C9H iSH
JCSOt~i ~4H l~i D!3H F~t 2~H '-~H .~H Ir;l 22H 59H Eh=i ~X CÇII J9H O'-i ~t .7DH-~3FH CDH ~3H I~H O_=i O~i ZAH 5DH Br~ ;H e~5H. ~iDH OEH O?H ~H ~IH
IC805~2Iri OS'H ûl~H 2;~LI ~H aE~I C;;ri Q9H 1~ i3~H S~8rl l-H F5H 7D~i 37H ~i IC~OH--~)H l!~i ~21~ 5~1 BEH O~l i-cH .CDH a3H Ih!i FJH C9H Di3~i 7,EH ~i ~3ii LCAOH~llH ObH O~H û~:H OOH 2~i ~OH OFii ClH ~i 11~ 21H D~H ~8H OE~I C~H
ICBO~H a31H IS~H QEH 04H ~llH 5~H J~iH DEH JEl~ E2H J9H Q~ 04H ~IH
1~5CH. IgH .~FH ~2H 5~H ~EH QH F~H IAH C~H B311 IJ~ EoH ~FH F_-i 12.H
lCM~c2Hi E5H l~i 3=H 90H OEH i9H 32H 58H ~_H C:;111 f i J H C~ .F~!1 l~i IC~Oi~C~ IQ~.E~H 3FH F H 2~H C2H 98H IFH 3A~! 5~H 3EH C9H C~H Y~
JCFO!1~IBH 7E~ F_H F~H .C H ~H F~ IEiH ~F~I CDH E2H IQ~ H ~H FIH ICH
IDOOH~llH O_H 3'FH 7CX I~DH AFH ODH =~H OFH C2!1 2~H IDH 34H ~:ZH 2CH ICIH
IDIOI~'DH I~H 01~ E~5H Dr--H C2H ~5H IDH BSH C:)H 20H IDH C3H ~rH IDH
.ID20~1ZH 13H 3E~ FrH J Li ~H CDH 20H IDH 7CH --~5H OFH C~H 2DH L~IH 7aH
ID30H~H ~:~! ODH r~H Dl~H CDH 71~H JDH ~DH EtSH OFH CDH 20H IDH 21H CIE~I
.ID4Q~BF71 CDH E~H JCH C9H C IH 5CH I3H BH 2JH OeH eEH CDH C9H O='H 2IH
JD50H-~OEH BFH CDH FIH JC~ H 47H EbH 3FH FcH D~H D2H 98~ IE~I S7H 6F'rl IDoDH~H OOH I~H ~FH IDH J9H rH H 56H 21H ~IH 19H E-H. eBH ~9H f9H
ID70H- 1DH 2H JEH 3sH ~H LL~H IDH I IH O~H F9H IDH OC~ .UI ô9H C~AH 9~1 IDWH'IEH 3JH 2E!J1 791~ 2.3H CE}J 2DH COH '17H C2H 2FH .9EIH IEH 90H IEH EDH
ID9CIH~9H 73H 24H C~H 2EH aFH 32H 77H 30H 98H lEH 98H I E~ DlH 2~H 02H
JDAOe~251~ E7H.2CH IDH 12H J7H 31H 09H 34H 9 H IEH CDH FDH I~H ClH ~IH
.ID00H~1.9H EISH 3FH F~H OBH D,H 9oH IEH FEI Q~H D2N !;8H la~ F~H C:7H ~H
IDCD~I9H F 11 ~/!SH J:)7H B7H ~;:H 2~5H OOH C9H DEH ~--H DN 63H llH ~:DH 18H
Jl}WH~JDH I IH BI11 IDH 19H 5rH 21H 5JH Ei3H E9H DEH 7Frl CDH ~53H I~L ~H
IDEO~ FCH I~H C,IH 61H J9H E:~H .3F.H FEH DE!!II JH SEH 315H FcH ~O~H Ç~H 97H
lDFOH~30H FEH J4H CAH 35H 3JH C3H 9aH JEH ~H FDH CDH ~3H I~H 73~.17H
IEOOH-02H 99H 3~H CDH FDH J~H ~1~ olH 19H E6H 3FH F-~H ODH C~H A9H 3~H
\EICH~rrH 09H CAH P5M 3~H F~H ClH ~-H H F:H JCH CAH ICH 34H C3H
IF7OHI93H lc~H C~H DFH.CDH h~H I~H ~8H 17N n2H 9~H 38H ~DH Ae~ JDH.IIH
IE3G~F~ IDH C3H D4H IDH OEH 3FH CDH ~BH l~H CDlJ~4 IDH llH 90H IOH
lE~OHaC3H ~H JD~ 3 H ~FH ~F~.LD~ A4H J9H lEH a3H ~?H 5JH BEH C~H 57.H
Ic50H-JEH CDH DEH lAH ~3H ol~ 19~ CDH E~H J~H 2~H F7H 37H O~H OCH C~H
Ic~O~O H 19H 3~H 57H -oEH 4FH.~H EZ~ 15H 3EH l~H D'H IPH CDH ?5H O~H
IE70H~3EH BCH D3H J~H C~H CDH 51~ JEH 3EH OFH D3H olH CH E9H llH CDH
IE20~9GH IFH ~H 12H ~EH 4FH COH 68H IAH 3~H 13H~3EH ~FH CDH t7H llH
ic9.0H~2~H 53H 5E~ f9H 2~H 55H 3E;1 E9H ~cH 9FH 32H 57H ~H C3H 75H J~
JE~0~3EH 4/.H C3H 91H IEH 3EH 29H C3H 9AH IEH C~H E9H JlH 21H I~H ~It IE30HD~OEH OOH C~H D3.~1 J9H IDH FOH I~H CIH 78H JEil ~)ti C~H 19H 2JH Og~
OH~38H 3EH rrH ~2H 57i~ B'cH ~Y 5DH JEH CDII FOH IAII C3H 61H 19H C~H
IEDOI~C~ 19H21H ~SH 3~1 C2H 5D~.JH C9H :~2H SJH B~l CDH .t:FH JE.-I ClH
IEEOit--rO~I J~H C9H CDH Illl IIH 3EH 951H CDH DS~H IEH C9H E~iH CDH C4H 19H
IEi:oH-OEtI 7i~ CDH B3H JlH DcH WH 2J'H 7~H BEH CDH ~15H JDH C~H ~5~ IE~
IFOOHrJU~ O~H OJH 311 52H llH 3~H .8EH eE~ H 215H O~H O~H QoH OH ~H
JFJOH-I.3Zl ~IH C~H CDH E9H I~l OcH F~H C~H 3H 1~ ZIH 20H 3~H OE-I OQH
JF20}~C~ H D3H 1.9H C~H 3CH I~H .!:!7H CDH 1:~. IfH .C~H 75H OBH CS;H CIH E9H
If O~l lH 21H OE~ .38H OEH C~H C~H D3H 1 9H C~H 31 H l lH FO~L 1~ C~H
IF4~H~78H IEH E~Y ~FH.F-rl 31H f:!lH FcH 2~H C8H C3H 98H IEi~ C~H D_i lAH
1~0H~2JH F_H 37H 05H OOH C~H D3M 19H 3cH FrH 32H 13H 9E~ 32H ~2H a~H
1,~60H~C9H C~H C9H J9H 3~H ~H 3 H 37H.C~H 7DH Ir~ 21H 25H 3~H OEH O~H
IF7QH~CDH ~3H JQH C~H FOH I~H _~H 3FH F~H ~IH ~æ~ ~IH 19H 21H 2Ul 3-PH
JF~OH~Or~ O~H ~H D~H 19H OH 3~H IAH C9H D3H J~H E~H 01~ oeH ~rH OJH
IF~aH~CDH 13H JAH C9H D3H 18H __H H r~H 3AH l9H ~H 2~H I~H C~H D3H
.~.4~H-I~H E~H o3M OEH F_H ~2H 5DH J9H C3H F9H 19H D~H ~H ~H 4QW C~H
LF30~C~H ~2H IFH OEH OFH CDH 81H QBH I~H DOH O~H 25H D3H ~4H ~F~ ~H
I~COH-~aH COH BIH FAH eCH JFH DBH 5~H 77H 23h 7LH 2~H I~H C5H ClH -~Y
IF~Qi~lF~ DHh' 5JH BJH F2H DIH JFH DBH 5~H ~7H F~H B~H IFH C~H DIH lFH
JFeDH~311H ~9H 23H ~SiH Ig~l E~H CDM C9H JPH 2~ 51H 38H OEH OOH CDH O~H
lFLlH~I9~1 CaH 3~H ~H 21H JI~H q~l CDH !~3H IFH D.tH lSH IEH 21H I~ FH
2D0~7--~1 23H 23H I ~H D~H C9H 2~ I FH D~H 35H 7:~ I F~ I:~H F~l æH I F.-l 2010t~D~H 7nH.211~ C~ 1511 IE~I ~E~ OIH ?~H ~H 9E~ Q~ H ~1 ~.20H
Za2Cl~DAH A~iH le.~l BH 21H AQH DFH CDH 5:~H DDH 1~ CH IEH E3H ~H 7FH
2030H~fiEH EIH C:9H 3E;1 I:l~H .321! 15FH BEH OEH 02H C3H 6EH 20H DAH ~5H Jc1 2D4~7BH F-H 20H D2H lDH IEH C9H D5H ~- H 2.3H ;~1 E~H 03H S~H 33J~l ClH
a~
205DH'~-9H ZOli E~H 9~! 0~11 OOH C~H ~FH 011'1 DAH ~OH 20H ~H H 5~H 2 LH
2D40~JGi ~5H C~l ASH lil ~H 7~H DIH C9H tH ~H D~H ~H IIH OQ~
2070H~OOH C::)H 47H 2(1H ODH C~l 9~H 20H llZH li:H 2 H .2~H C3H 7LH 20~ ~1 2090WH S~a)L ODH 5H 6FrL.EiH 7~H ~7H Cltl 9U! 2QH 2;H 1:3H ~7~ CH
2~D~ A5H JEH OE)H UH 7F.-1 2~ D2H 7F7! 201i 37~1 C9H 3AH 6.-H B~H ~7H
2t~AoH~cElH ~.21H 0~11 BFH ~H FFH ~H 7~ S:DH AFH E~ll Q~H nH Z~H
20BOH--7AH E~ OFH 71H 2~H 7~ ~H L-:H OnH E~H OFH ~H Z:~H 79H E~H QF.i 20COH~77~i F:(H C~H DIH O~l.E~I E)~L B.7H ~H 7~ F~1 ZiH ~:2H A5H l_H Q=i 2C0~3FH CaH 77H I ~H AFH 32H 70H 9EH c;: H 1 ~SH 2DH 5H 2'3H 2~M 7~
ZOEOI~H cl H C3H 3'LH C~H J7H ~6H ~OH 12H 5311 5EH 23H OEH 03H C:~H ~Ci 2~FC~2~ DA~3 ~SH IEH E5H Z7H ~rH-~FH ~H 21~ F4H C~X C~t SISH ODH
2105~At~H IEl EIW ,73H ~3H :TZH ~3H E311 22tl 79H B-H c-:~H 3H 23H 5i~ff 21H
21 IC~23H 5~H 2;H 7BH E~'1 CAH 15H IEH E3H 22H 7;1H a-GH raH ~3H 7 H 2Bi1 Z12~.72.H E3H IIH 50H a~ CDH 5~H LIDH O~H 3EH 21H t!EH O~H ~H :Sc-l 2130~20H ~AH 3GH 21H 3~ii a5H ~2H 70~1 9Ei -~'1 23H C3H ;aH 20H 21}i 52H
21~ FH OEH 031! CDH 6.~H 20H D~il 73H 21H 3,~H 7DH B~H B7H C2H ~5H 1~1 2150H~EIH 2~H 791t BEH 311 5~H ODH DA~ 2JH F4H 0111 C~lH 5~1 CC';
21 kOH--02Ji .15H I i~1 EhH 22H ~gH .3EH 3EH 07H 32H 70H 8~1 CDH 1 ~H 2CH DAH
2170H~a~H IEH C9H 1H 2;1H a7H BEH.21H 61H 8FH lH .93H 2_H 7AH F~l 23H
21BOI~CZH A5H ~EH DEH DEHJ:~H nH J~l Cl)H L7H 2DH DlH 15H I EH 32H 8C~!
219OH~3EH 23H 23~:1 Z3H ~iH 21H ~1 H BF~I ~H ,IFH 32H ~FH ~H OFH OZH COH
ZllO~6i~1 20H DlH 20H 22H 13H B7H H lCH..lEH r~ l~H D2H lOH 1E~i 7_H
2180~E~H O~,H 32H 71H BEH 7~H ~2H 16H 22H r H 12H C~l C2H 2IH /:~5H 12H
21~:D~27H 5FH 23H OEH DIH 3H ~7H ZOH D/~ .LSH 1~ ~H 7FH 20H 75H F~H
2.1D0~4~5aH C12H ,~5H 1EH 7E~ 5H ~rH 47H 31H 71H B_-i 80H CAH ~5H l_H 3AH
~IE01~71H 3E~ J~OH C2H lSH IEH E3H 22!1 t!~ E~ E3H 23H ~:DH J~H 20~
2JFOi~CDH ~IH 2Q~1 E3H 77~ ;~H E3H 2J~ k~H.3E~ E3H. 71H 23H 7211 .23H B~1 2200HY~2~H 7FIl hEH E3H.7 H 23H 7211 ~3H I LH 7QH 9FH CDH 5~1 ODH E3H D~l 2;!IOH 20H Z2H 23H 3H ~9H 21H Fr ' 12H .~UH 1 2H 21H IEH ~oH C3H ~,21H
2il20H-:lH ~aH IJH 61H 8rH CDII 5~1H ODH D2H 15H IEH 22H, ~7H 9.=-! E3H. 2æl 2230H-~CH BEH C3~1 1511 24H 7J~H F~ 23H ~H ~IH JEH ~OEH ::rrl C3H 77H l.~H
Z240~Z:lH 23 1 CDH UH i!DH 32H 5DH 9EH 23H OEH D3H ~nH kH 20H E5H 21H
2250H~F-tl DIH CDH 56H ~H D;2H lOH ~H 21H SIH BFH F H OEH C9H E3H 22.!
22kOH-59H BEH 3H 23H ODH 5; LH 22H 5EH 23H 7EH E~ll n2H C~H ~1 22H
2270H~Z3H !i~sH 2 H ~.D5H 3H.i!~H 59H EIEH EilH 73H 2~1 72H 2.3H D~H 7~1 22~!~23H 72H 2 1H E3H E9H 2AH 59H El_H 23H ~3H 5FH 2~H 2 1H 2~,H 3H .84H
22901~22H 3H Iîll /SIH BF~I ~H SoH ODH C~l ~5H IEH E3H OEH 03H 21H 21H
Z2AOHCDH ~EH 20H DAH EEH 2i!H 21H f~H OJH ~! . ~H DDH D2St hOH l H 3tl 2290.~22H 8~H BE~ D~H 21H ~i.3EH CI~JI 51SH ODH C2H ~5H IEH ZIH ~IH BFI
Z2COHq5EH 71H 56~ 23~ E5H E3H 22H ~SH BF~ CaH ~OH DEH DAH A3H I~'l EIH
22~0H~E~ 23W 50H E3H 22H ~3H ~EH 2~H 85H 9EH Z2H 5~H BFH 23H 22H ~CH
22EOH~aEH ~DH ~fH 29H DAH E~H IEH CD~ ~GH.DE~ L~H C3W ~7H 22H EIH.2~H
22FOH~Z2H 87H ~EH 2JH ~IH aFH 22H 5H BEH C3H llH 29H 7AH FEH 24ff C2H
230Q~5H IEH OEH F~H CnH 77~ H E5H 21H olH BF~ -3H H O~H ~2H ~F.H
2 IOHJaEH OEH OlH C~H ~EH 20H DAH l~H IEH ESH 2IH F4H ~lH ~DH 5bH DDH
2320.'~t~H D2H AOH IEH E3H ZZY 5~H BEH E3H 3E~ DJH 32H 53H 3EH 23H.~ZH
2310H-O~H CIl~ 6EH 20H D~H 52H Z3H E~H 21H AOH OEH CD~ 5~H ~DH ~IH D2H
23~0H~ADH IEH E3~ Q~H E3H 21H S9H BH 3H 73H Z3H 72H 31H 5BH 2~H
2350H~7~H 23H DIH 71H 23H 72H 2 H F3H 31H saH BE'd 3CH FH ~9H .32H saH
23~5011~aFriDAti 2EH 23H EIH 2BH IIH o!H 8FH ~H SISH DOH ~H ~SH J~H 2?'i 23~'0~H BE~i EciH 2ZH ~5H i3E~i C3H 41H 30H OE,. D.~ CDH nH JAH 2IH I~H
l&t~r--rl 22H ~15HBEki 2Jlt ACH Bi:~ 22H .8~H B~i CD~i ~CH ~EIH O~i 9~H IEH
2~90H~2IH 9DH 2~i 5~i BErl 21H OCH CC)H lQil ;~?H 53H ~E;I CDH C~ri 19.~
23~0ti~ 9C~t 11 H D~H 9~i IEH F~H 21H ~ZH 9BH JH 2;iH 7FH 9EH 21H ~E-H
2380H~2 H 2~1 '~rll;BE~IL.2JH 0~~ l 39H 2>H S.lH ~rH C~H C~H 191i C!1H 2-~H
23CO~JLH D~I 9~1,iEH F3H 2AH aSH ~E.'H 73H 23I; E811. 2/~H o, H 3E-i ~B~ iBH
2~ 1~2311 72H ?~H _E3H 21H 7FIH. BH ~BI`i. 71H ~3H 72H 23H 2ZH ~5H BEH r -.,B
23EOH'3IH CJH 05H 2~i F~ 2~i ~H SIBH I~H ~DH .~Olt OaH DAH DQH 24H
23F~J~2Ali 2Ji9~3H IE~I ~H aOH OEH Clli Q5H 2~H l:)AH C5H 24H C ~i 9Q~ H
2~100H~-H 3IH t:2H 98!1 IEH 3!1 27H ~FH 2~i 85H BEsI 29H ~H r~H 9~l 2L~i 24IQH~I~H !~FH 22ki .95~1 3c4 CDH 44H 24H 32H 8CH 3-'-i CDH. ~OH OEi I~H 21H
2~2DH~ 4. BEri 7=~i 32.4 ~IEr:i B~Ui 23!:i 5 Hi 23H 56H .7~H _3H Z~l ~H ~i r-~H
24305~5 H 2~i 5~: 23H Z2H ~5H .r3EH E3H 2;~H 7FH 9EH ~H gEH 25H DlH 3e.H
2~0~I~;1 C3H 13H 24H 3J H ~CH E~cH r_H C8H D~H 5Fri 2'-H ~H oclH 2~H ~i 2~50~72H I IH I 2H 77H 21 H ~H 7.1 H 22.H 7~H 9~i r 3H .~2H J~H ~_-i CgH I IH
2~50H--i5H 5E}i 2Iti 7JH 7~H ~H 53H 24H ~-i OIH IIH .77H 70H 2L4 ~DH 7I~i 247tL4~C~H 57M 2~H OEH DEHC~H 77H IlH 21H 7~H 2~H 22H 55H 9c--H 71H OO~i 2~0H~OtlH 3SH 2~H 5~H E~)1t CQ~L I gH ~F:I Ft C )H ~3H I ~H ~:)H 37H O^H
2490H--~H 9BH I E~:-l r=.~L 21H ~y 9RH I EH ~H BCH BEH 3ZH ~H B~H I I H 0~12~AOH~OOH C17H ADH 26H D~H AAHI E~ 7~}1 EbH O~H - ~H 31H .9CH 9~ 99H C2H
2'~80HnMH IEH ~H C::~HC4H 19H~7E~ )H ~! llH E3H 7EH IFrl lF~ IFH
2~JH~EbH IFH 32~i HEH 2EH 23H!~ 23H S~ ~1 B~Lr31t l:a!'. ril! a8H 3JUI
24CN~H~eCH aEH .~SFH 2bH OOH OEHC!)H C~7H 4.gH ID)l._IH 1 ~7H F;:H IAH C,W 7~H
2~Et:H~24H 5~:~1 2~H 56H 5H 22H 7FH e~i ~:IH CDH ECH Irl C~H ;~H I~H
24FO~C~i 7P~H 24W fEH 31H ;:9H 7E.~ H ~7H ~FH CH 9E3-1 E~YH a~lt C3H
25~B2H 2~H .0~ D~.~H 77)1 I~H 21H :~;1 251l 22H r5H 9EH 21H COII C~
251~19H 22~ -SlH 3~ C~H C91M J9H ~tl 37H CC'I DA~ 50H 25H F-.~! 31H 1:2H
252~98H le~ 27K. Ir;l I.lil OOH O~H H ~DH ~il D~,H l~~tl ~H 8rH
2530H~YaEH ~Ftt 7E~ Es!~l 07H 9YII C2~ H I EH -5H 23H 23H 21H 23H 2311 25~0~E~H 07H ~H Clti 3AH 25~ H e3H ~H 7~7H 9El E~H ~H ?OH mH CP~
25501~F~1 ~H C21~ Q8H I EH !:l H 2!3H I FH ~FEH 31H C2H DBH l ~t C~;)H 2~1 IFH
25~0EH C:~H 21H 1'~ 5i~ff IIH lDff 7IH CDH 53H DEH C9H 21H ISH 5~i ~5H
2570~7EH ~JH ~H YEIH 25H CDH B3H 2~tl1 DIH D~l 71:1H 25H C~ l 56!1 ODH
2590H~C~ EH 2~ 2H 57~ 25H 29H 29H 2E3H BH 23H F6H OIH D9H 7~-1 37H
Z5.gOH~H 8~}tl 25il 23H 23H 23H 231! 23H C~H .3E-! 25H EIH 37H 1:17H ;~H 7~
25hO~aEH CDH.F~H 2(~H 711 C~H BH 3~H 8EH BErl 32H 8Fi1 9EH 21H ~H 8~H
253a~EB!1 2~H JSH B~1 r;~H ~!~ l D~ H Z5J1 ~W FOH 25H DlH ~H. ~H
25CD~s4H 03H Q3H 553H 03)1 1:~3H C:DH 70H ~H EIH ~U~ 0Frl.~EH ~7H 17H 17H
25D~Sil F~H ~FH 3,~H l~:H B!~ BIH .T7H 2:~H E3JL.2LH t~AH aEH E9H 7~H 2:.Y
253H~-7i!11 23H E~H.2~ 7FH. E3~ E3~ 73H 23H Z2H ~J~ 9H DIH C3H ~H .2~H
ZSFQH~FSH 21H 7FH BEH E3H.2~H BIH HEH CDH 56H OD1~ EIH ~H 15H 26H 23H
26C)Qi~Z3H 23H .23H 23~ E8H 2JUI ~5:11L BE~I 3~ H B3H 26H D~ Et:H 25H C21 2~tlOl~eD~ 25H C3H FOH 25M 3AH ~3F~ BFH 17H 17H 1~ 5~F8H 4FH ~EH '~1 2~ZOH8DJH BIH 7JH DIM C9H 7EH B7H 37H CaH E~H E~H 07H B9H I~H 3~5H 2~H
2;S30H~ IH 7~H 2~SH C~ 50H 2:~H AFti 32H 50H ~EH 23H 23H 23H 23H ''H 7!3i Z6~BIH CAM 8~ 26H E~ll tl7!1 B9H C~ CH 26H D~H 72H 2~5H Elll 37H C9H
2~50~3J~1 50H aEH aJH C,~H. 72H 26H 23H 23H 2~LH 2 H 2~H 7~ E1511 07~ .B9H
26~1Q~C2H 45H 26H C;~H 71H 26H DJLII.~ 5H C~H 7211 2~5H CDH 7~tl 2~H D~H
2670H~4DH 26H 3EH D~ 12N 50H BEH DJH B7H t:9H D5H 23H 5E;1 5H .Z3H
2~10H~2ElH i~ Er~ C~H 50H ODH EJH C9H EJH E5H 71t E611.07H ~19H CJ~H ~H
Z~ai~Z~H DAH 4DH 2bH 2AH 90H .3EH 7EH ~H OIH B9H CAH ~CH 2~H DAH 72.'1 2~AOH~2bl~1 3H ~H 2~H L:DH 7~ H I~H ~4H 20H l lH ~DII 26H CDH 25H 39~1 2~BOH~32H ~CH ~EH 3~ BCH BE~I ~FH 7EH 87H CAH F2H 2~H EoH 07H B9H C~H
26CO!~C8H 20H DIIH 23H 23H 2 H 2~H 23H C3H 87H 20H D5H 7EH JFH LF~I 1~1 20DWt~EbH IFrl 32H 8-~H .9E~ 23H 5d1 23H 50H E~l ~::DH 5~H O!IH E9H EIH DJ~I
2bEOH~C5H 2~H C2H. ErH 2tlLH E5H 2~H SEH 23H 5~H ~3H 2ZH ~IH ~H ~LH 2~H
2~F~42!~H C91i F~H OJ H 37H C9H OEH O~oH ~Frl 29H 3~H l:OH ODH C2H H 2~H
27CIOH~H 2 IH G~l Ot)H 22~ H ~E~ CllH ~3H 2JH C~H 57}~ 27H 3~1 21M OQH-271~00H 22H ~H 59H 3EH E3H .7~1 OEH O~H IFH Ol:JH C2H IBH 2ZH
2720~E~H ~13H ~W .CZH ~H 2~1 23H 4E~1 23H 4~5H Z3H 7EH BBH ClH 59~! 27H
2730H~02`~ 5JH 27H 3F~ 03~ ~3H nl~H CDII ~9H I~OH CAN 57H 27H 3~l C2~H 1~
274~ ~27H r3H 2BH 27H D2H. 57~1 27~ 3W1 5DH BE~ 47H ~H 78H 27H UH OAH
275~2~H C5H E~}i 22H ~EH Eltl 37H CSH 2~H O~H !:5H E3H 2~'l 675L B~
2700Hn~lH AFH.C911 21H OCltl ~OH 3AH 5DH ~FH ~tH 7EH a7H CAH BlH 2~H E~H
2775~F~1 8~H C~l ~iH 27H D2H ~2H 2.7~ 231{ 5E~ 2?H 56H 23H ~gH C3H 6~H
27aC~27H E5`tl 23~ H C2H 9C~ 21~J 23~ 5H C2H 9C~1 27H 11~1 0~! !~ t::~H
Z79a~oll ~H E~H. r2H ~l~ 2711 F~H O~H 3.7H C~H,~2H 27H EIH 7EH C~H ~F.I
27~H'-21H ~rl 22~.5FH 8EH C9H 5H 21H O~H 4CIH tE~L R~H Ull C~ 27H 2~H
27~H~5E~ 23H b~ Z3U 19H 11~ OCH 5E~ CDH 56H ODH DAH ~3H 2,~H C3H ~H
27C~2}H E5H 23H a~H C2W D~ll.Z7~ 23~1 ~SH G~ .Do~ 27H EIH I IH DoH 5~1 27D01~DH 5d~1 OOH E3H ElH CH EIH 1:3H ~FH 27H 2~H olH 9EH OE~ ~H ~H
Z7EOH~91H IAH 2A~ ~3H ~t BH 2~H olH ~H mH 13H r~l F~H 27H 7C~ ~Y
27FOH~ 5H 9EH C~H I~H J~H r~l~ ~7H ~AH 3,~H ~SH BEH B7H ~2H O~H 2QH
2801~FH 3~H 65H BEH ~H IOH JA~I C3H 12H Z~!1 .3EH F~:H 32H ~5H ~::H CDH
2RJ0~47H l.~tt CDH ~H 1~1 C~H 9~1H ~EH E~H 3Frl Fri 2~H CRH Ft-H 29ht C~t 2820H~OAH 28H FE}t æ9H GU1 03H 2~H F~l J H ~3H F 1 3JH C2H 9aH 1~1 3~H
2830~C9H l)EH FE}t.~DII 7~H IAH 2111 OOH 0011 22!1 59H ~E~ 2IH J~t BFH 2~H
2B~O~e5H ~EH IIH .~CH E~FH OEH FF~t l:DH 53H Cat 22H .31H .BEH 2~H 40H 2~1ht 2~t501~22H 55H 9EH 2IH O~t C!IH 39H 22H 53;H 3EH ~H 5EH 29H DJ~H 3RH IEH
23aO~2JH o~H 22H 5SH ~E31 ælH OOH O~H 39t! 22H 53H BEH C~H C~IH IgH
29.70H~CDH 3'1H ICH D~H 29H ~H 2A~ C2H 9RH IEit 22H 59H BE:t 211L.7-cH
28~22~ 2~t 55H t~EH 2iJi OOH OOH 39H 22.q 5~H ~E~ 21H OJH CIOH 22H 61H
2PDH~n3EH 2E~t COI~I 2211 C~H ~I Oli C9H I~H 21H !i9H BcH Clt~ OQI~t ~H .dSH
2P~ lt~ l 0111 2?H D~H ~EH 2~H ~H 231t SbH -aH 22H ~3H ~E-t ~E}t I~Frl 22BOt~H 83,Lt I~UI CDtt ~t aH QH F9H 2~H SI~H 9~H lEH F-~rt I~H U~H ~QH
28COH~2aH 2~H ~H 9EH c3H 2~H 1 gEH 31H 65H BE-t ~il H A5H 47H 7D11 2FH
2E:DI~!~A'H ~QH 5r~ 7.~H ,~t ~7!t 7CH rrL ~.2H 30H 57H E~3H 22.H ~53H 9EH ~3H
2Q=&H~a ZH ~H 4:H OE:I ZZH ~I H BEit D2H ~B3H 2aH 2AH 95H EtEH 9H 2AH 59H
2_FOL~BEH ~H 12H l~t 12.'1 ~tH 2~1 ~3~ 3EH 7DH 12~1 1 3H 7CH I ~H 1:#1 ~900H~ E3H 22.'! P~H t3EH. ~H ~OH OFrt DAH. 2~H ;~9H ClH ~OH 29H FH 31H C111 25~10L~2J~1 29H r~-rt 2.AH .C2.H Q~H IF'H 2~H 59H aH 2 tH IJH F3H OIH C~H ~H
2920~CDH 3~H 9~H IEH 2Zht ~9H 5H C3H 7EH 21~H ~i 25H 5EH 2BH 2~H 87H
29305~B~:i~l 21H I~H ~BFH 22H ~3~t~9E~ 2?H t~ ~1 -~H ~}1~ ~6H ~AH
23'~0L~3f~1 5EH ;!~1 Sb~ 2~H E3H 2ZH 59H B~ 3~ 5~ 23H 50hl 21H Z2}t a~
295QH~BEif E3H 2~1 ~5~H BE~ OH ~SEtl 29H DlJ~ El~ I E~ C311 3JLH 29it CDH 9 25'~10~19H CDH 25H ~1 r3l 2~H CzH 9~ IF i mH 32~1 5CIH .0EH Glll ~1 29J OtWII2.711 D2~ I 291i C~)H il~H 27H ~3H E9~H OJH O~SH DOH D9H 5H 2 2980H~!i~l eE~1 t~H 5t!1~ !1 ~!H~Dlli C~H 95H 29H ~LOH ~H Ei3H 03H tl3H E5H
299aliw~li 70i1 ~19H 2A11 5Fri ~EH 23H 5Etl 23H 5~5H ~5H 21H 0.3H OOH J9H E~1 29AOI*~:~H ~ZH 2.E31i ~;H EJH 3AH 5~H 8E~1 77H 23H .3~ 3H BEH 77H 23H 3AH
29~0J~ 77~i 137tl L9H OIH ~H OOH D9H ~,DH 44H.;~1 5FH BE~H ~H 70H
:æ~ODH ~Ut 5Fli BH 3~H SDH 8~1 ~FH 3~H 5~ l~EH O~H O~H J7H 15H C2 2gDOH'CDH 29H ~1 ~1 31M 77ii 23H ~Sii .03H 23H 3~tl QDH 23H C IH iL5H 2.9~J
29EO~OEH ~ ~DH 77H I~H 2LH FH ZgH æH C H ~1 21H I~OH ~H 39H 22H
29FOHn53H 8EH CDH MH 2AH 21ti F5H 29H 22H 55H aEH 21H OOH ~)ll 39H 22 2A~i3H BEH C~IH C~H IgH CDH 34H 11~ H 97H 2~H F_H 2~ 2H 99H 1~
2AIOH--Z~'1 SSIH B~ 1:;~11 3CI~ J~i Call 0I11 27H D~H JEtl 23H 22H ~SH q--H
~201~23H E~H 2~H ~7H BEH 19H 22H 37H BE~ 3AH 5~H 5EH ~2H 8BH BEH C::)H
2~L01~0H OEH CAH 9DH 2~ DAH 9DH 2~H C;OH C9H J9W ~H 9~1t B~ 57H 2~H
Z~DH~ 3eH 5E~1 ZBH æH .E15H BEH E3H ZH S9H ~eH GEH OD~t CDH ~SH IDH
2A50~21H O~H GOH 22H ~SlH .3~ 2AH ~5H B~ E~ ?~H 5tiH 23H æH ~5H
2~01~ BH 22H 63M BE31 C1~1 DFH tDH 5~H 1~ ~:DH 31H I~H ~H 73H 2A~I
WDH--C3~ F5H 29Jl CDII DAH 2~'H CI7H F~H IAH E~SH 3FH F-cH 14H ~H r~
æABQH~ ~H C3H Fa~l 2.~ C2H 58~1 .IEH 2~1 dl~l ~EH 87H 0H 4CH OEH 2ZH
2~IH fJ~I D2H ~73H 2J~H B7H C9H F:H IH t:E~ 1:3~ 2Frl ;~1~ 2AH ~7it B31 2,~AOt~CDH dlSH 27H COU C~l ~DH 2~H C111 2FH 2~11 C~i 5~1 Z9H D~H~ 90H 1.9 2J~B5H~H 3CH lAli t:DH ~IH Z~H C2H AAH IEH CDH CDH 2~H C3H 31H 1111 C2H
D!~7EH QE;i OSH JFH ODH C2H C3H 2~H E~H D3H ~2H a3H BEH 23H 531 ~3H
2~W14;~1 23H 2al 85H aE~ 19H 22H 87H R~-H ~tl DEH EEH C~H 77H JAH 21H
IH F~:H F~ 2Z}1 S9H 8EH 2JH E~H 2AH 2Z'1 55H B~:.H 21H OOH 0011 19H 2211 2~F~53M 9EH CDH SE31 29H D~H 77H 2~H CDH 30H 2 H 21H ~aH 2AH ~2~L 55H
230C~3Q1 21H DQil OOH 39H 22H SlH~3EH a~H C9H J9H CDH 3~H ICH Ill.H ~.2H
2BI0~2B~L F~L ~JH C2!1 98H JéH 22H } BEH C~H 27H IEH ~:DH OIH 27H D~H
2B20H-~UH IEH 23H 22H R5H BE~ E3H 2~H 5rH ~EH 23H EH 2`:1H 4~H OBH D13H
2B3~H-03H ~H ~IH ~A~ 52H 2BH 70H 2BH 71H E3H ~DH 4-H 23H 23H 23H C3~1 29~K~70H 2BH r~H ZBH C2H .~H IEH C~H 2EH IFH F H 31H C2H 9~H IEH ~DH
2B50~-~7H IFH 2~H 5FH BEH ~3H 4~H 2~H 5EH ;~3H 5aH 21H 19H 31H 5AH B~H
28~0H~FEH ~H ~2H ~OH 2gH 3~H 5DH B~ 5FH ~EH E~H ~H BBH C~H 5JH 28H
2B~D~IIH IIH 5~H CDH 70H GOH C3H F~H 2:~1 ~7H 9BH IEH D H 2EH I~H F~H
ZB~OH~3iH ~2~1 9BH EH CDH 27H IFH OEH CC~ ~IH OCH 40H ~IH .IIH 5~H C~H
2390H~53H OEH L9H 2)H ~IH .71H ~5H O~H OOH 7EH FEH F~ C~H C~H 2BH r~H
2BAa~F~ 57H 23~ 5EH 23H 3~H ~FH BEH FEH ~3H ClH L~H 2aH e H CnH 5~H
2EB0~CDH e3H ClH n2H 2BH D2H CCH Z9H 7EH ~H ~OH O H ~H C~H C2H 2EH
2BCOH~0-~ 07H ~9H C3H 9~H 2BH 23H 9EH Z3H C2H 9FH.2~H D~H 37H L9H E3H
29 W ~-~3H E3H 3hH ~FH eE~ B7H C~H B3H 2BH ~H ~2H C~H ILH 2CH 7EH ~3H
ZBEO~eOH 32H 5BH BeH 7 C~M ~FH ~DH E~H ~3H 57H 7EH aH F5H. ~H
2BFOH-23H 5~H E3H.22H 79H 9EH E9H 23H 5EH 23H 5~H EBH 22H 7DH P~H 21H
2ColH~79H ~EH E2H 23H FIH CAH OCH 2CH 5~H 23H 5EH 23H ~H 22H 7BH eE~H
;~DH-EBH DIH B~H C9H C~H A~H 2DH D9W OIH 07H ~H ~9H 22H 73~ 8EH 21H
22ZOH~7FH BE~ ~3H 3UH 70H BeH FtH 05H CAH ~DH 2CH lFH 32H ~FH ~CH CDH
2C3CH~9~H 2~H 2a~ 1H BEH O~H OOH 3AH 7~H aEH 4FH C9H 4DH 4~H ZAH.7~
2C40~-aEH F~H ;~UH 71H BEH ~DH ~OH O~H 3AH 71H EE~ CDH B~H OD~ EhX 30H
2C5QH~aFH 3~H 70H 9EH D~H ~5H C~H 53H 2CH ~--H.-CH H H ~H 5aH 9eH
2C~DH~BJH 4FH ;WH 7F~ EE~H 7CH 9LH E3H 21~1 71H ~EH 77H 23H 71H 23H 3~H
2C70H~79H aEH 7~H 23H ~H 21H 7DH. BE3 C9H :J3H 2~H 7ZH 23H 3~H 70H 9EH
2C80H~-r~ 05H CESH E9H 2AH .7BH BEH E3H 72}1 23H ~3~1 2 H 3EH 1~2H 32H
2-90H~CLFH 9EH C~iH 93H 2~H DlH I'2H 2CH æH 7I1~ 9EH ~EH E~H -OH CZH CFrl 2CAo~2CH 7EH r~H lFH ODH E~H 03H ~7H 23H ~3H 5EH Z3H 22H EIH BE~ 2~H
2C`BOH7J9H BE}I H ~SH DDH i`~l D~tl 2~ 21H 7r2H 9EH BH 2~H ElH B_-1 7Ei1 2C:: B3H 77H 2.3H '7EH B2H 77H 2~H 71H 9EH 31H SeH 9kH ~7H r9H ûEH
2CD0H~7H O~H OOH Q9H E3H 2AH JFH.3EH BH C~H 9~H 2QH ~H g5H 2C~ 2~H
2CE0~7~H BEH 0EH ~5H C3H DJH 2CH CE~ BFH CDH 77~ IAH 2J~ ~CH ,_H ~2Y
2CFOH~ ~H 9EH 2 H COH OOH :19H 22H 53H 9EH C:~H C9H JgH ~H 9CH JC!I C~1 ZDOOH~Z~H ZDH ~31 lJH C2H 98H IE~ E5H ~M 2~H JFH DIH 3EH 02H 3~æM ~FH
ZliGH--~EH C~H g3H 29H DAH lAH IEH E5H ArH 3Z!~ ~FH 9EH 0H 9~H 2BH CIH
2D20~1JH eBH A2Y. C~H 70H ODH ~PH FEH 23H C2H 9 JFH C'DH 2~H JFH F~n 2D3DW~1H C2H ~H EH C~H Z7H .IFH OEH F~H 21H BIH ~lH IIH ~H ~ZH C~H
2D~OH~5~H ~~ C9H C~H C9H 19H OEH DFH CD~ ~3H I~H OEH OOH 2~H 5~H aE~
2SgO~C~H ~5H IDH OEH C~H O~H 02H 21~ IIH OOH 7?H ~9H ~EH C~H O~H IÇH
2D~O~AH 8EH ZDH F~ 4C~ 7D~ ~7H ~lH A~H JEH 2IH OJH OOH ûDH C~H .77H
,~97CH~2DH CDH ~CH OEH ~3H ~DH 2QH qH 2~H 63H BEH 7DH 3~H 6rH 7CH 3~H
- 166 ~V~22~
2D80~--67H 22H~ ~EH F I H ~:H 3 J H l F~ H C9H C3H 53H 2DH Fsl 31 H
2D~0H~C911 ;~ l~11 C BII F~ OH Cut FH 23it C2H 9~ I EH 2~1 OH OH 2EH
25:1hO~lFH 21H FrH F~H Z~ 6~H 3EH C911 2iH BIH 71H IIH JU~I J2H D6H OOH
211aO1~7E~ F::!l F~ }i2DH OH 05H OH ~LOH OH ~FH 2DH Of 07H 129H
ZDCD}~H 5~H ODH D8H ~:3H H 2311 ~EH ZBH i!H Bull 2DH C9H t7FH BFrl 2~CDH no l/H 21H lull BFil 22H ~51l BEH 2111 ACT BFH 2~H 87H a 21il 2DEDH~FH ZDIl Z2H B5HqH 21H OOH OOH 39H 22H 53H B~H C H L:DH
ZDF0~9CH 1~1 DAH 9~H I~H We OH ~IH 1~1 2ZH ~Frl f ~IH f~DH~tl ~OC~22H 55H 89~ 21H OOH DC*1 19H 2213 53H ~;1 C H C9H 19H QH lBH ICH
2~1~2111 DOH OOH 22H 59H 3EH 21H 16H 2~H 22H OH B9~ 21H OOH OOH 39H
2E2~æZH 5iH 9EH CAM C9H 19H CDH 3~H ICH OH 73H 2~1 FH 2~H I~H OH
23C)~I~il 22H 99H ~EH 21H DOH OOH æH ~3H 8EH OH 43H 2DH FSH OEH rrH
2E~O~CDH ~L3H IAH 2~1 UH B~l 7DH B~H. I B2H. ?-H FIH 2-~H 59H 9&~ _3H
2E~2~ 135H BEH 73H 23H 72J1 2~H E3H 2~H OH. 3E~1 BH .~'lH 23H J2~ 2~H
2E60H~22H a5H 3EH F~ 31H CAH 3BH ZEll ~:DH ~SOH DEH DJ~H 8~H Z~l 1:3~ t5H
2E.70Ho2EH F~l .31~ H 2EH FEil 2,~H l 9~51 IEi 2~ 557~ 23~1 C3H
ZE90~31M 2H FIH F~3 31H OH RBH ZEH C3!1 J~H 2E~1 CD~I 27H 5FH 2~H a5H
Z~9tll~E1 28H 2æ~1 87H aEH 2J!1 I~IH 9Flt æH ~5H ~EH 3}~3 8511 32~ 7DH 3EH
2E~ CD~ 60H OEH D9H 2AH 85H aEH 5~H 23~ 56H 2~H.E3H æH 79H ~EH E31~i 2E3Q~H 23H 5~H 2:3H 22~ ~15H BEil _EIH 22H 7~)H B~H CDH I~H a OH 88H
2EC~lEH C3H J.OII 2EH OEH 9EH CDH 77H It H B~11 71H 22H IH l 21H
7-i)C!~Fil 2EH 22~ 55H BEH 2IH DOII Oil ~9H 22H So EH C~1H 31H ILL 13~
.2~0~C9H J9H CaH 9~1 ICH DJ~H ~4H '7FH Fix H C2H 9.8H JE~1 2ZH lFH 8EH
2EFOI~H 3CH l EB5~ 3E~ O.IH 32J1 4FH BEit ~DH 9?H 2~H DAH MH IE2~
2FOO~rlH 9EH 21H 02H 2FH 22H 55H 8H ZIH DOH OOH 3911 22H 5JUI BEH OH
2i~JCH~4H 19H OE}L CFH ~:D5t OH Jut 2~H 79H ~1~1 OEH OH 0H 15H IDH l 2F2~H I~H 2IH OJH OOH 22H 73H BEI~ ERH 2~ 7DH 9E1 ~BH CIE~I ~bH 7DH
2F30H~,3H C2H 317H 2FH 7C~1 ~ZH Cal 51J~ H 9IH I~H CDH ill IJIH OH
2F-~IO~FOH IJ~H E~H 3FH Fill 31H RH FEH 14H Cal 5BH 2FH F:H 2~1H C2!1 98H
2F~H~IE;1 OH 73H 1331 B755.C~ OH OEH D2H 2!~ 2FH 2JLH 7BH BEH H.2AH
2F~0~79H BE~I 23H 22H :19H BEH CDH 5bH OCH OH DFrl 2FH 21H 7FH By H ~:JH
2f7Q~3CH J.H EBH 3EH OJ~ 32H ~SFH.3EH ZAH EIH BEH CDH 9~H 29H OH CF.H
2FE~2EH C3H Fill 2EH F=H 31H OH 2AH l:21( 98H IEH Z~H EIH BEH 3E-I
2F9t)tl-~03H 32H ~SFH 8EH CDH g~H 29H DflH 2ZH EJH BEH FRH 22H i'FH BEH C3H;!F.~ 9H J9H DEH OOH 2~1 7FH B!~ DH 5H IDH Oi_H 7FH CDH 83H ill OH
2FBO~FO~ I OH OF 2~H E~H 3FH F::H 3JH OH FEH 2~H C2H 9.aH JEH C3H
2FCOH~a2H 2r~1.DEH.F~1 OH 77H llH 2111 J~H 8F~ 22H 8SH 8E31 2JH Jo ~F~I
2FDO~Z2H 8.7H BE}i 2J~1 D3H 2FH 22H ~5H BETH 2~H DOH t~OH 39H 22H 53H OH
2FE~H 5DJl ICY D~H ~3H .30il OH 2~H ~2H Q3H IEH 21H E3~ 2.~ 2~ Y
2E~i:Cl~BE~ 2.JH OOH COY 39H 22H 53H ~EH CDH. C9H 1911 CDH 9C~ ICH D~H 9aH
3~JEff FEH 2AH ~JlH 08H 30H Fs~l 311l C2H .CUIH JEHF~H E5H Z~ll '9H 3_LI
30ll~EEiH 2~H a!ill 8E~ ~3H 23H :72~ 2~H 3.,1H 5EIH EIEII nY. ?'~H Do 73~ 7'"1 351201~72H 23H 22H.~5H 3EH OH OH DEH D.~H 73H 30H FJH FEH 2~H O D3H
~O~Q~Z~ CDH 27H IFH 2~ ~5H BEJI 2EIH 22~ 87H,BEH 21H I~H 9F~ L PeH
30~0~BEH OH OH OEH C8H D8H 2~1 P5H BEH 5EH 23H 5~H ;!3Jl r3H Z2H 59H
3050H~RE;1 Ei31t 7EH 32H 53H 3EH 23H SEH 2;H 5~H 2311 22H ~5H BEH E3H.2ZH
30~01~7FH SEH DH ~5H 3JH DAH MH l C3H ~IH 30H i:EH 31H C2H 9BH IEH
3070H-C3H 31H 3C~H FIH C3H 31J~ 35~H. DEH FH CDH 77H .I,H 21H BFH ~2H Z~H
OaO~B5H 3EH 21H 5EH B2H 2ZH ~7H EIEH 21H e9H 30H 22H S~iH BEH 2J~l OH
3C~90H~OOH 39H 2ZH g3H BEH ~DH 5aJ1 1~1 D~H C6H 30H CDH 9Bt 31H D,~H MH
3DAOH~ I EH .2~ 23H Z2H .9SH BE}I C::)H C9H 19H 2,~H ~FH 3E~ OEH OOH O 5H
30BOH~IDH OEH 7FH CDH 83H I~H CDH FDH 1~H EgH 3FH FEH 2~H OH 83H 3QH
31Y:O~FEH 3 H C8~ ~:3H 9R15 IEH F-rH .3IH OH F::Jt 2~1 r2H 9~H JE~Y l~H OH
~aDOI~O~I D8H ~!AH-B5H ~EH SEH 23H 7EH ~7H ~IH EoH ~3H 57~ 7EH IFH IFH
3DE~'d~E~H ~FH 3Q~ 5aH 8EH. EaH 22H 59H ~EH E3H 23H I 23H 5~ 2~H 22H
30rD~Q5H BEH E9ii 22H 7FH 9EH CDH C9H 19H OH OOH 2~H 59H.3EH O ~5H
3JtX:lH~JDH OEH BFH CDH B~H J~l OE~I 97H 31H 5aH BEH ~rH 2~5H oClH l:DH "I
311D~J~H C~7H FQH JAH CBH ASH ~llH OEH r~H CDH T7H llH 21H I~:H OH 22~
312DH~5H 9EH 2JH OH OOH 39H 22H 53HBEH CDH 5DH JCH DAH CH 31!t.F~H
313Q~11H CZH 48H JEH UGH ~EH 31H DAH MH IEH E_H CDH 27H JFH Ellt ~QH
3l40H--4~1H ;~H l 23H 7~H I~H ~52H oZH OH 70H ODH C911 .~ H l:ZH 93H
315~1EH ~:DII 2-H IFH F~A 31H C2H 98~1 11~ OEH ODII 21~J !IFH ~2H IIH OH
91~0H.~ H 53~1 Of C9H 2J~H 7FTl BEH En C~iH 9EH llH D2H B3H 31H _5H
~17CH~i EIH 11H C2H 9AH F~H-E~H-ES)I 4~H-~I 031~ C3H~H 03tl C:~H
31~i~701i ~H EIH 3,~H 53H B~rl 1.7H i.7H E~H E3H 2A1~ 59H ~EH ~H _3H
31SO1~871H 2'H 77H l:lL!I Z:iH .73H ;i~!l 72.~ 37W CQH _I,'i DIH 3~H ~H 2~! !~9H
33ACH~Bi~H 5EH gE~I -4~H i-:5H 21H 3i~ ~2H 5~1 Z3!1 I-cH B7H C.~H COH 31H
3JBOH~E~II Q3H 5~ H C~H E3H clH C~H 31H D2H WH.'IIH ZlH Z3H
31CQ1~23HC3H A9H 31~1 .7EHi I f H i FH E~H OFH 39~1 CZlH BEH 31H C2H D~H 31J~i 311~E5H 2iH 5~ 5~H EBH 2i!~1 7FLgE; EiHZ~l DlH ~:;7H2~H 2JH 37H
31i~9H 2~ H B~1 OE~ H AFH B~l ÇOH DDH CgHi ~iH C~H 7H lIH 21H
11FGHo7~i B2H 7E~ Hi FH C2H QiH 32H 2AH ~H 3E~ H bAH.12.11 D~H 07.'i 3200,~i~73ZH C8H DCH H 37H C9H 73H 23H 72H ~7H C9H DSH E5H I J H 7 321D.L~2H ~DH ~H a~H Q3H CDHi 70H Ol~H EIH l:)lH 03H 07H 32H OE;I 7rH C~;H
322QH~n77H tlH 2.JH 22H 3æ'1 22J1 S~H B_i 2JH OQJ4 OOH 19H 22H 531 3r~ ~H
323Q~C9H I 9H C~H ~1 OE3H D~;; 5 I H 32H .FH 3 I H C2H 9~iH I EH ~H bAH 32H
32~01i~D~t ~AH JE.'I 12J1 hUI JE}ri ~DH ~H 23H 2~W IIH 77H B2H ~)H 70H OOHi l~O~C9H F-H 23H ~:2H 98H .1~- i CDI~ 2 H IFH ~3~ 31H CZH .~7~1 IEH D~i rr.l ~260.'1021H 6~H EJ2~1 IJtl 77H BZH C~IH ~3H OEH ~:9H E~ 2JH 6~5H B21t.7EH F3i 32:70.~--~H CAH 8~!H 3ZH 5~H 23~! 56H 28~ E3H CDH 56H DDH BH CAH 831i 32!3 32BO~D2H Ei8H 32t1 23~1. Z3H ~:3H ~E~ 32H D-l~ 37~ C9H DIH 37H 3~i C9H CEH
32DoL~7FH CD.'I 77H llH ~)H C9H .J91t 2JH ~H B2~t ?H F~.~H C~ A~H Ir~
32~ iFH 23H 5~11 23tl 2`2H 71H ~E!1.~3H ~H F*H QJlH QH F~IH I~H E~H ~FH
3230~F~ 3JH C8H CDH C~H IgW 2JL11 7JH ~EH 7EH F~ Frl C3H C3H ~OH.32~
32~0EJ1 7FH CDH 77H IlH ZIH CSH 32H 2ZH 55H aEH 2JH C~H 0011 ~9H 22H
32!)0~53H ~El Clll C9H I~ ~It lUI OBH ~H 9BH IEH F~l 3IH C2H 9.9H 1~
3Z0H~22,~ BE}~ CSJH ~:H 31.H D~1 BBH I~ ~9~ 2J~ ~H BE~! 7E!L F~I .F.-I
12FDH~H 5FH 23l1 5~$H E5}1 2~H B2H û2H CI:)H 5~H ~OH ÇAH L18H ~11 D2~1 27H
330t~3H ~1 H BE~I B7H C2!1 2711 33H CDH 2DH 7311 El~l 23H 7E~ Frl r;~t 3310H ~Cl.;l JBH 33H 22H ISDH 3EH JU:U 32H ~CH !3E~H C9H ZIH ~H 92H 22H ~DH
32Q~aEH 3EI DIH 32H ~CH B'5.~:9H JH ~Frl 32H ~CH E~l .C9H OEH F~H.21.'1 l~Ol*ZOH B~3H JJH 4JH BF~ l:DH 53H OEH OEH OOH 21H ~EH 9~H IIH 5:7JI BlH
33~0~H 53H.DE~ ~H 31H BIH B2H. B.7H ~2 5CH 33H ~H ~2H E12H Cr~H ~H
3:~5OH~32H DJU1 5CH 33H lFH 32H ~scH BEH Z2H ~:H.3~1 C9H 2JU ~SH B2H 22.'1 33G~CDH BEit. 3EH ~J~I 32H ~CJi BEH ~QH 2~H 59H ~1 VH I IH SH. I9H
33.70H~E3H 2~ 7DH 3EHE3H 7EH !~3H T7H Z_H 7EH E12H 711~ JllH 5~H 3~H D.(H
3380H..97H. 3H .3AH 93H 5Elt ~H F2H B5H :I;H F~511 D~H ~1 ~H ODH E~IH FaH
3390H~2N ~E}I E-5H DFH 80H nH f:9H IIH ~OH 3E;~ BH CDH 5~5H DDH ~OH Z~H
3310~;'FH .13~1 E3H73H Z3H 72H C3H 81H 33H ~IE!l FOH CDH 77H I~J{ 2lH 21H
338al~a8H 7EH 29H F~l F~H CJ~ A~H I EH E~H CDH .CdH J9H DEH 7rH CD!! ~H
33Ct1~J.~H ELH 5E}l 23H 7EH F3~ LH E~H CFH ~i:JH E5H E~. OOH l:~i 33D~15H IDH OEH OSH 2JH 9H3EIH CDH 113H 19H EIH 7EH ~CDH ~FH ~I EoH
33E~OF~1 2~t E5H FEH O.Ul D2H FlH :~3H bFH 21SH OOH 0 U O~SH CDH 5H. ID~
33FC;~CDH FOH IAH F~H ~UI EIH C8!1 C3H 98H 33H C~H 53~ ~H CDH ~7H I~H
3~WH~.C3H F.OH 33H CDH .II)H I~H QH FOH 33H OEH Fi:)H CDH 77H ~J~H CIH 2~
~.IOH~IFH FEH 31H C2H 9~1H IEH CDH 27H JFH C3H 2Dll l~H C::IH 13H IFH ZIH
3420~4H e2H 22H .85H BEH 21H 68H BISH 22H a7H 8~ CDH 3Ei3 12~1 Q5H C~H
3~30H~H !9H C~i 31H IAH E~H OE!I COH l:DH 5H !DH C~l FOH IAII Wt A4H
34~01~3EH B7H CaH CDM C4H 19H ZAH 15H 3EH CDH F~H OBH 31H A4H 9E~t CEH
3450~00~1 CDtl 5~1 iAH CSIH FOH l H C9H 2AH 7Frl 2EH E5H 2LH 20H B3H 5~1 3~GI~Z3H F~l Ffl ~H 7~H 34H E~H DFH 52H ~3H CDH 5~H DDH C~H 7~H
34~DH~1 ~1 23JI ~H ~Fii ~4H 2EJH 3.7H DIH CQli 1H 7aL.C~H A~ ti CCH _~H
3~101t~0FH :12H ~9H 5EH C9H DEH DFII CDH 77H JAH C''H C9H 19H l~H 1;3H B~'i 3~9CI~&7H CJ~i MH IEH OEi OOH CDH 5cH IAH 2J.H 5DH B-H CDH F~5H DELH CDH
3~AOlt~FDH JAH CS~H E9H ESH OEH ~1 ~H ~1~ IJIH CJH ~I FOH JAH. FH.3iH
34ûC1~37H C!~ E~H CDH 3 H J21t D~l ~CH 34H UH J~iH 34H 97H C9H DEil c.
3-cDH~cDH B3 JH r9H 19H ~i~19H ~EH IFrl DCH 35H ~5H DaH 3AH 49H
3~DOH--3EH IrH IFtl DJ~H 91t :15H 2J H 59H 3aH OEH C3H CDH D iH I9H CDH F~i 3-EOH~I~H F~H 3UH C9H 21H OOH ORH Z2H 59H ~EH E~H 3~H 22H rCH ~i ~FO~!IH O~IH GO!l 39H ?H.~5;H aEH CDH C~H J9H ~:DH 3~;H JCH D~H ~aH 'CH
35CO~i:-H 31H C8H 22H 59H llEH l:D~ C9H 19H 2~H 59H BEH OEH OOH C:~H 4~H
?SJ~-IDH ZlH CUH 50H ZZH ~IH 9~H 21H 5~H ~H.29H I IH ~H 32H 19H. '--'i 3520~82 H 5~H E~H 2~H ~3H BEH OEH DE~ C~H ~3M JAH ~DH 31H l~H C~H 7'H
3530~-2J~i DBH C3H E~H 3dH 2JH 77H ~8H CH QOH C~H D3H J~H Q H-~OH J~H
3540~F=H 3JH 37H caH~clH C9H I9H AFH C9H 2JH DE~ ~AH 3EH 3FH 3~H ~DH
3550~o~H. QH O~H 12H DAH D~H 34H D5H 21H J~H 3aH Q~H O~H C~H D3H I~
35~0~ JI CDH A3H 3411 D8H CDH C9H ~H C3H E~.H 34H F~ 31H ~:9H F:-l 2~H
3570~2H 9BH IEH 2~H 5gH 3E-1 23H I IH .F~H .OIH C~H S~SH ODH D~H ~Oil IE.l :!5190~C3H 03H .35H DH 5~sH 3~H C:~H L:9H 19H 21H ~IH 0~1 C~ H D~l !590H~19H CDH FOH IAH ~:DH 5~H ~H Zltl 97H 75H 22H ~5H 9EH 21H OOH 00~
~5~0~39H 22H 53H ~EH C:JiI.C:41 I9H ~H S~H 3~ C:~l 34H J~ D~H 9~ Je I
35~D!~FEH 2~H C211 9~HIEH 22H 59H F~H OH C9H 19H OH 3C}I I~H EIH
351:ClHwOEH OOH C;)H dSijIDH 3EH D5H 32H H ~03H ~3ZH D5H 8EH 21H
3sDo~FlH 34H ~sn 23H 36H OOH Cal1 2~ 0.7H D~H ~7E1 36H 52~ 2~H 5LH
35EOH~0511 OJH OH B2~ Z~H S9H 9EH 2sH 09H 5~H 23H 5aH FIH ZH ~3H 3:1 ~SrOlt~ l 5~5H ODH 2JH 34H 38H 1:2H FUR 15H 2~H 59H 38H OE31 OH Cl:)H ~:iH
.3~00!~39H CDH .3IH I~H OH FOH I~H EsH 3~H OH ~4H 3~H F~l 1 4H ClH 97H
3~51 01~35N F~l]C~ H 29H OH F-H 2AH .~ZH 9.9H I En 2~11 59H BE 23il 1 IH
3~2~1~f311 OLII i nH 5~H l:lDH D~l ,97H 35H t 3H BC~ ~5H OH C411 l5~H 2~H 59H
3~3C~B~1 OH COH Coil 4SH IOH 21H OJH OOH OH 61H Fy Cell )H q'H
16~0H--~ OH 7.3H 2J~l C3H 97H ~lSII AH n~H 9EH ~DH 021!1 OH ~SY 21H fat 3650~3eH C3tl FCY l F5}1 ~IBH I~H E~2H C2Y ~SIH 17M FIH l:gH l~H c.-H
~SO~I:DH .7711 J~H 21H ~3H 3~H æH ~5H 9EH 2JH OOH O!llH ~9H 22H 53H aE1 36~0~H ~.~ IQI~ 25~ ICY D~H 9~H IE3t F~ H 31H C2H 98H IEH 7DH 32.'1 3b80~--SDH Be OH 90H 21H CDH Z7H IFH 05H 32H ~8~ qEil 3~ 5DH U---H
3L90H~32H AJH BEH.~3)H 3Dil 1711 C9~ OEH BE CI~ 77H IJ~H 2JH 9C1~ ~6H 7?'1 3~A~ 5il~3Ei-2lH OOH 3SiH 22H 53Y BE OH C9H Js21H t:DH 9C~ H D~H
3bao~ I.. FEZ 2~H :2H 9~11 lFH 2~1 ~.d BEH 3eil OJH .32S~ H By l 36C~)~CDH 93~ 2~H DAH AA~I If 2JH C-SH 3bH 22H ASH B~ 21H ODH CL)H ~9i1 3~ 8Z211 5311 BEH C::IH ~S~H 19H OEH OOH 2~ 7FH a CDH 45H IrtM OH OSH
3~0H~21H 4ç!H 3~H O D3H J9H û~H DIH OH Do DH IDH IBH F~5H 7e~1 F~l ~FOI~FFtl CAH I~Stl UH FIH llZH 9 Y IE}~.BH CDH DIH OS)H ~DH F~.2~H D2!1 3700H~OH IEH 3211 93H BEH CDH 27H.JFH .3-H D5H 3211 ~qH B IJH ?2H
3:710H-4FH 8EH Gll So 15H ~571t FIH F::il 28H OH 2ZH 317H it 29H ~:211 PB~
1720H-~JE~1 ~FIl 32H.1~ EH CDH F9H 2~H D2H OH let ~UI iSSH EleH ~H.OI~
3:~301t~FbH OH ~3H 112~ 3~H ~111 35H 3~H 22H 5!iH 9EH 21H OH OOH 39H Z2H
3~,0110s3H Elect. CDH CYH 15}l .CDH 3~H .IClI F~H ash l 9EIH JEH 22H 55~H 9~1 3750~21H 5~H 37H 22H 55H ~FH.~IJ1 CIOH ~nH 39H 22H 53H BEH cay C9H IS)H
3:160~2~H 59H EIEH OEH OH QH 45H JDH ~EH DFH C5H R3H I~H ~EH OH Ott 37.70H~2H 21H IIH OOH 22H 8QH BEH CDH 0.9H ICH D~H 9QH 13t-~H 29H l 37BO~A11 3~7H FEH 29H OH FOH 37H C3H 9~H 1EH 3EH FFH 3ZH OH 9E!1 7DH
3790~tl7H ClH ~DH IEH 32H 71H PEH CDH ~4~l 2.7H D2H 98H.IE}~ CDH 2-7~1 IFt 3:7~0H~3~H 71H EIEH 3Z~ F2H 3EH OE~H fOH 31H 65iJ BEH B.7H C:41 F~13 37H 79H
37BOH ~2H FIH 3EH :IEH ~5H 32H ~8H EIEH CDH 22H D:JH CDH BE}I Q5H 21H OLH
37C~I~OCIH E~7H 31H 71H By SFH IDH AH D05t 37H CDH 4CH aEH C3~1 CdH 17H37DCH-~5H Wl g9H BE 1 IH 8aH B2H t5H :llH if BE~.5F~t .CJM 7qH OH
3:7EDl~g7H 79H ~3H SFH 7DH 2FH A6H a3H T1~1 23H 7a~ 2FH wish B2H 77H C9H
37~ FH Cal l 37H EIH C9H ~8H FAH FAH 3JIH FAX 791~ ill EEL OH
3 00}4138H IAH JgH 61H ~.UI BJeH 7BH 61H E8H Jay 7C~1 7CH .blH 88H 7CH
3810!i~7~ FFII ClH 6IH.E~H AH 7qH l:BH eFII l ~SIH EaH E~13H 9F~1 7~1 ~IH
3~2~38H Ill 29H OH 18H B_H C_H ~8H OH l 61H 78H OH l OH
3830~F31i .3~H 3~lH HO 7CH 19H ~IH 3aH 8~1 J~H F~ JaH e. H C~ltl it ~IH 9~ 31H F~3H 7~1 B2!1 C13H l 61H OH 7nH 61H ~.I.U1 aB!I 19~
3E~50H-SJ116CH 88H f H FBH BFH RAH 6iH O9H 31H 3~1 IAH ~SlH EaH 8!~Y
3B~0~9F~ 7CH lC~ En 6EH blH EaH a 9FH 7Cil ~'0H C~IH Ol H 9F~ ~AH.ûQY
?R7DH-99H ;25~H 2EIH 8E:H DBH B9H ~S-H 7CH 9FH l ~SaH `~SIH 78H bBH 29H 7~1 3~30~51H IJ~H 6qH E3H 9FH QCH ~BH 6~H ;28H En 8aH t~H 6IH B-~H OH F2H
'P91~H~H F~H EIFH 8~H 7~ ~SIH OOH OOH OOH C:IH OH 19H 21H aDH 39~1 OH
~AOH--l:lH JEH GOH COH FFH FrH FrH FrH Fish Fi }l F3H FH FH F~l F~ H
3~BOH-rrH FH FrH rrH F~H rrH FrH FrH Frl FF~ FH FFH Frl FFH FH Frl ~H-OOH 0011 OOH OH OOt~ OOH OOH a:)H OOH OOH OOH OOH OOH C~OH COH OOH
~DO~!1 OOH OOH OOH OOH OOH OOH DOH OOH DOH OOff COH OOH COH WH 0~1 3~qFOl~OOH OOH XH OOH OOH OOH COH GOH OOH OOH OOH COH OOH OOH OH OQH
OoH OOH 0~1 GOH OH OOH OOH OOH GOH OOH OOH OOH OOH COH. OCiH
390~H DIH JOH 3 7H oe~ 7.8H ~IH CAH 15H 39H D8H -C!I E~IH OIH 01 04H
~910~39H ClH r3H 55~ 19H CI~I C3H 7C~ 09H 22H 9FH BEH 2~H 557H L I 3H
3920t~C~ttl 17~1 Fi:ff rrH Jo D5H CD~l 411 2~ H ~3H C9H OIH ~3H OOH CDH l~H
39'~0~#1. Ol!SH r~l OH EEIH. DISH F~ F}L.Fi:H FrH Fish FF1~ H FFH Fish ri ll 3~ OOH OOH DOH DOH DOH DoH DOH DOH OH DOH OOH Os:lH OOH OOH OOH COH
3.950H~OOH OOH OOH COH OCH Oil OOlt OOH OOtl OOH Ot)H OOH OOH WH COtl COIl 34~50~ OOH OOH DON OOH 0011 OOH 50H OOH DOH OOH OOH OOH OOH COH OOH
197~0CU~ OH DOH DO~I DOH WH Oa!~ 0~1 WH OOH OOH OOH OOH CtlH OQH
39 80 through 3FFF is presently unused and is reserved for possible future use.
.2~0~C9H J9H CaH 9~1 ICH DJ~H ~4H '7FH Fix H C2H 9.8H JE~1 2ZH lFH 8EH
2EFOI~H 3CH l EB5~ 3E~ O.IH 32J1 4FH BEit ~DH 9?H 2~H DAH MH IE2~
2FOO~rlH 9EH 21H 02H 2FH 22H 55H 8H ZIH DOH OOH 3911 22H 5JUI BEH OH
2i~JCH~4H 19H OE}L CFH ~:D5t OH Jut 2~H 79H ~1~1 OEH OH 0H 15H IDH l 2F2~H I~H 2IH OJH OOH 22H 73H BEI~ ERH 2~ 7DH 9E1 ~BH CIE~I ~bH 7DH
2F30H~,3H C2H 317H 2FH 7C~1 ~ZH Cal 51J~ H 9IH I~H CDH ill IJIH OH
2F-~IO~FOH IJ~H E~H 3FH Fill 31H RH FEH 14H Cal 5BH 2FH F:H 2~1H C2!1 98H
2F~H~IE;1 OH 73H 1331 B755.C~ OH OEH D2H 2!~ 2FH 2JLH 7BH BEH H.2AH
2F~0~79H BE~I 23H 22H :19H BEH CDH 5bH OCH OH DFrl 2FH 21H 7FH By H ~:JH
2f7Q~3CH J.H EBH 3EH OJ~ 32H ~SFH.3EH ZAH EIH BEH CDH 9~H 29H OH CF.H
2FE~2EH C3H Fill 2EH F=H 31H OH 2AH l:21( 98H IEH Z~H EIH BEH 3E-I
2F9t)tl-~03H 32H ~SFH 8EH CDH g~H 29H DflH 2ZH EJH BEH FRH 22H i'FH BEH C3H;!F.~ 9H J9H DEH OOH 2~1 7FH B!~ DH 5H IDH Oi_H 7FH CDH 83H ill OH
2FBO~FO~ I OH OF 2~H E~H 3FH F::H 3JH OH FEH 2~H C2H 9.aH JEH C3H
2FCOH~a2H 2r~1.DEH.F~1 OH 77H llH 2111 J~H 8F~ 22H 8SH 8E31 2JH Jo ~F~I
2FDO~Z2H 8.7H BE}i 2J~1 D3H 2FH 22H ~5H BETH 2~H DOH t~OH 39H 22H 53H OH
2FE~H 5DJl ICY D~H ~3H .30il OH 2~H ~2H Q3H IEH 21H E3~ 2.~ 2~ Y
2E~i:Cl~BE~ 2.JH OOH COY 39H 22H 53H ~EH CDH. C9H 1911 CDH 9C~ ICH D~H 9aH
3~JEff FEH 2AH ~JlH 08H 30H Fs~l 311l C2H .CUIH JEHF~H E5H Z~ll '9H 3_LI
30ll~EEiH 2~H a!ill 8E~ ~3H 23H :72~ 2~H 3.,1H 5EIH EIEII nY. ?'~H Do 73~ 7'"1 351201~72H 23H 22H.~5H 3EH OH OH DEH D.~H 73H 30H FJH FEH 2~H O D3H
~O~Q~Z~ CDH 27H IFH 2~ ~5H BEJI 2EIH 22~ 87H,BEH 21H I~H 9F~ L PeH
30~0~BEH OH OH OEH C8H D8H 2~1 P5H BEH 5EH 23H 5~H ;!3Jl r3H Z2H 59H
3050H~RE;1 Ei31t 7EH 32H 53H 3EH 23H SEH 2;H 5~H 2311 22H ~5H BEH E3H.2ZH
30~01~7FH SEH DH ~5H 3JH DAH MH l C3H ~IH 30H i:EH 31H C2H 9BH IEH
3070H-C3H 31H 3C~H FIH C3H 31J~ 35~H. DEH FH CDH 77H .I,H 21H BFH ~2H Z~H
OaO~B5H 3EH 21H 5EH B2H 2ZH ~7H EIEH 21H e9H 30H 22H S~iH BEH 2J~l OH
3C~90H~OOH 39H 2ZH g3H BEH ~DH 5aJ1 1~1 D~H C6H 30H CDH 9Bt 31H D,~H MH
3DAOH~ I EH .2~ 23H Z2H .9SH BE}I C::)H C9H 19H 2,~H ~FH 3E~ OEH OOH O 5H
30BOH~IDH OEH 7FH CDH 83H I~H CDH FDH 1~H EgH 3FH FEH 2~H OH 83H 3QH
31Y:O~FEH 3 H C8~ ~:3H 9R15 IEH F-rH .3IH OH F::Jt 2~1 r2H 9~H JE~Y l~H OH
~aDOI~O~I D8H ~!AH-B5H ~EH SEH 23H 7EH ~7H ~IH EoH ~3H 57~ 7EH IFH IFH
3DE~'d~E~H ~FH 3Q~ 5aH 8EH. EaH 22H 59H ~EH E3H 23H I 23H 5~ 2~H 22H
30rD~Q5H BEH E9ii 22H 7FH 9EH CDH C9H 19H OH OOH 2~H 59H.3EH O ~5H
3JtX:lH~JDH OEH BFH CDH B~H J~l OE~I 97H 31H 5aH BEH ~rH 2~5H oClH l:DH "I
311D~J~H C~7H FQH JAH CBH ASH ~llH OEH r~H CDH T7H llH 21H I~:H OH 22~
312DH~5H 9EH 2JH OH OOH 39H 22H 53HBEH CDH 5DH JCH DAH CH 31!t.F~H
313Q~11H CZH 48H JEH UGH ~EH 31H DAH MH IEH E_H CDH 27H JFH Ellt ~QH
3l40H--4~1H ;~H l 23H 7~H I~H ~52H oZH OH 70H ODH C911 .~ H l:ZH 93H
315~1EH ~:DII 2-H IFH F~A 31H C2H 98~1 11~ OEH ODII 21~J !IFH ~2H IIH OH
91~0H.~ H 53~1 Of C9H 2J~H 7FTl BEH En C~iH 9EH llH D2H B3H 31H _5H
~17CH~i EIH 11H C2H 9AH F~H-E~H-ES)I 4~H-~I 031~ C3H~H 03tl C:~H
31~i~701i ~H EIH 3,~H 53H B~rl 1.7H i.7H E~H E3H 2A1~ 59H ~EH ~H _3H
31SO1~871H 2'H 77H l:lL!I Z:iH .73H ;i~!l 72.~ 37W CQH _I,'i DIH 3~H ~H 2~! !~9H
33ACH~Bi~H 5EH gE~I -4~H i-:5H 21H 3i~ ~2H 5~1 Z3!1 I-cH B7H C.~H COH 31H
3JBOH~E~II Q3H 5~ H C~H E3H clH C~H 31H D2H WH.'IIH ZlH Z3H
31CQ1~23HC3H A9H 31~1 .7EHi I f H i FH E~H OFH 39~1 CZlH BEH 31H C2H D~H 31J~i 311~E5H 2iH 5~ 5~H EBH 2i!~1 7FLgE; EiHZ~l DlH ~:;7H2~H 2JH 37H
31i~9H 2~ H B~1 OE~ H AFH B~l ÇOH DDH CgHi ~iH C~H 7H lIH 21H
11FGHo7~i B2H 7E~ Hi FH C2H QiH 32H 2AH ~H 3E~ H bAH.12.11 D~H 07.'i 3200,~i~73ZH C8H DCH H 37H C9H 73H 23H 72H ~7H C9H DSH E5H I J H 7 321D.L~2H ~DH ~H a~H Q3H CDHi 70H Ol~H EIH l:)lH 03H 07H 32H OE;I 7rH C~;H
322QH~n77H tlH 2.JH 22H 3æ'1 22J1 S~H B_i 2JH OQJ4 OOH 19H 22H 531 3r~ ~H
323Q~C9H I 9H C~H ~1 OE3H D~;; 5 I H 32H .FH 3 I H C2H 9~iH I EH ~H bAH 32H
32~01i~D~t ~AH JE.'I 12J1 hUI JE}ri ~DH ~H 23H 2~W IIH 77H B2H ~)H 70H OOHi l~O~C9H F-H 23H ~:2H 98H .1~- i CDI~ 2 H IFH ~3~ 31H CZH .~7~1 IEH D~i rr.l ~260.'1021H 6~H EJ2~1 IJtl 77H BZH C~IH ~3H OEH ~:9H E~ 2JH 6~5H B21t.7EH F3i 32:70.~--~H CAH 8~!H 3ZH 5~H 23~! 56H 28~ E3H CDH 56H DDH BH CAH 831i 32!3 32BO~D2H Ei8H 32t1 23~1. Z3H ~:3H ~E~ 32H D-l~ 37~ C9H DIH 37H 3~i C9H CEH
32DoL~7FH CD.'I 77H llH ~)H C9H .J91t 2JH ~H B2~t ?H F~.~H C~ A~H Ir~
32~ iFH 23H 5~11 23tl 2`2H 71H ~E!1.~3H ~H F*H QJlH QH F~IH I~H E~H ~FH
3230~F~ 3JH C8H CDH C~H IgW 2JL11 7JH ~EH 7EH F~ Frl C3H C3H ~OH.32~
32~0EJ1 7FH CDH 77H IlH ZIH CSH 32H 2ZH 55H aEH 2JH C~H 0011 ~9H 22H
32!)0~53H ~El Clll C9H I~ ~It lUI OBH ~H 9BH IEH F~l 3IH C2H 9.9H 1~
3Z0H~22,~ BE}~ CSJH ~:H 31.H D~1 BBH I~ ~9~ 2J~ ~H BE~! 7E!L F~I .F.-I
12FDH~H 5FH 23l1 5~$H E5}1 2~H B2H û2H CI:)H 5~H ~OH ÇAH L18H ~11 D2~1 27H
330t~3H ~1 H BE~I B7H C2!1 2711 33H CDH 2DH 7311 El~l 23H 7E~ Frl r;~t 3310H ~Cl.;l JBH 33H 22H ISDH 3EH JU:U 32H ~CH !3E~H C9H ZIH ~H 92H 22H ~DH
32Q~aEH 3EI DIH 32H ~CH B'5.~:9H JH ~Frl 32H ~CH E~l .C9H OEH F~H.21.'1 l~Ol*ZOH B~3H JJH 4JH BF~ l:DH 53H OEH OEH OOH 21H ~EH 9~H IIH 5:7JI BlH
33~0~H 53H.DE~ ~H 31H BIH B2H. B.7H ~2 5CH 33H ~H ~2H E12H Cr~H ~H
3:~5OH~32H DJU1 5CH 33H lFH 32H ~scH BEH Z2H ~:H.3~1 C9H 2JU ~SH B2H 22.'1 33G~CDH BEit. 3EH ~J~I 32H ~CJi BEH ~QH 2~H 59H ~1 VH I IH SH. I9H
33.70H~E3H 2~ 7DH 3EHE3H 7EH !~3H T7H Z_H 7EH E12H 711~ JllH 5~H 3~H D.(H
3380H..97H. 3H .3AH 93H 5Elt ~H F2H B5H :I;H F~511 D~H ~1 ~H ODH E~IH FaH
3390H~2N ~E}I E-5H DFH 80H nH f:9H IIH ~OH 3E;~ BH CDH 5~5H DDH ~OH Z~H
3310~;'FH .13~1 E3H73H Z3H 72H C3H 81H 33H ~IE!l FOH CDH 77H I~J{ 2lH 21H
338al~a8H 7EH 29H F~l F~H CJ~ A~H I EH E~H CDH .CdH J9H DEH 7rH CD!! ~H
33Ct1~J.~H ELH 5E}l 23H 7EH F3~ LH E~H CFH ~i:JH E5H E~. OOH l:~i 33D~15H IDH OEH OSH 2JH 9H3EIH CDH 113H 19H EIH 7EH ~CDH ~FH ~I EoH
33E~OF~1 2~t E5H FEH O.Ul D2H FlH :~3H bFH 21SH OOH 0 U O~SH CDH 5H. ID~
33FC;~CDH FOH IAH F~H ~UI EIH C8!1 C3H 98H 33H C~H 53~ ~H CDH ~7H I~H
3~WH~.C3H F.OH 33H CDH .II)H I~H QH FOH 33H OEH Fi:)H CDH 77H ~J~H CIH 2~
~.IOH~IFH FEH 31H C2H 9~1H IEH CDH 27H JFH C3H 2Dll l~H C::IH 13H IFH ZIH
3420~4H e2H 22H .85H BEH 21H 68H BISH 22H a7H 8~ CDH 3Ei3 12~1 Q5H C~H
3~30H~H !9H C~i 31H IAH E~H OE!I COH l:DH 5H !DH C~l FOH IAII Wt A4H
34~01~3EH B7H CaH CDM C4H 19H ZAH 15H 3EH CDH F~H OBH 31H A4H 9E~t CEH
3450~00~1 CDtl 5~1 iAH CSIH FOH l H C9H 2AH 7Frl 2EH E5H 2LH 20H B3H 5~1 3~GI~Z3H F~l Ffl ~H 7~H 34H E~H DFH 52H ~3H CDH 5~H DDH C~H 7~H
34~DH~1 ~1 23JI ~H ~Fii ~4H 2EJH 3.7H DIH CQli 1H 7aL.C~H A~ ti CCH _~H
3~101t~0FH :12H ~9H 5EH C9H DEH DFII CDH 77H JAH C''H C9H 19H l~H 1;3H B~'i 3~9CI~&7H CJ~i MH IEH OEi OOH CDH 5cH IAH 2J.H 5DH B-H CDH F~5H DELH CDH
3~AOlt~FDH JAH CS~H E9H ESH OEH ~1 ~H ~1~ IJIH CJH ~I FOH JAH. FH.3iH
34ûC1~37H C!~ E~H CDH 3 H J21t D~l ~CH 34H UH J~iH 34H 97H C9H DEil c.
3-cDH~cDH B3 JH r9H 19H ~i~19H ~EH IFrl DCH 35H ~5H DaH 3AH 49H
3~DOH--3EH IrH IFtl DJ~H 91t :15H 2J H 59H 3aH OEH C3H CDH D iH I9H CDH F~i 3-EOH~I~H F~H 3UH C9H 21H OOH ORH Z2H 59H ~EH E~H 3~H 22H rCH ~i ~FO~!IH O~IH GO!l 39H ?H.~5;H aEH CDH C~H J9H ~:DH 3~;H JCH D~H ~aH 'CH
35CO~i:-H 31H C8H 22H 59H llEH l:D~ C9H 19H 2~H 59H BEH OEH OOH C:~H 4~H
?SJ~-IDH ZlH CUH 50H ZZH ~IH 9~H 21H 5~H ~H.29H I IH ~H 32H 19H. '--'i 3520~82 H 5~H E~H 2~H ~3H BEH OEH DE~ C~H ~3M JAH ~DH 31H l~H C~H 7'H
3530~-2J~i DBH C3H E~H 3dH 2JH 77H ~8H CH QOH C~H D3H J~H Q H-~OH J~H
3540~F=H 3JH 37H caH~clH C9H I9H AFH C9H 2JH DE~ ~AH 3EH 3FH 3~H ~DH
3550~o~H. QH O~H 12H DAH D~H 34H D5H 21H J~H 3aH Q~H O~H C~H D3H I~
35~0~ JI CDH A3H 3411 D8H CDH C9H ~H C3H E~.H 34H F~ 31H ~:9H F:-l 2~H
3570~2H 9BH IEH 2~H 5gH 3E-1 23H I IH .F~H .OIH C~H S~SH ODH D~H ~Oil IE.l :!5190~C3H 03H .35H DH 5~sH 3~H C:~H L:9H 19H 21H ~IH 0~1 C~ H D~l !590H~19H CDH FOH IAH ~:DH 5~H ~H Zltl 97H 75H 22H ~5H 9EH 21H OOH 00~
~5~0~39H 22H 53H ~EH C:JiI.C:41 I9H ~H S~H 3~ C:~l 34H J~ D~H 9~ Je I
35~D!~FEH 2~H C211 9~HIEH 22H 59H F~H OH C9H 19H OH 3C}I I~H EIH
351:ClHwOEH OOH C;)H dSijIDH 3EH D5H 32H H ~03H ~3ZH D5H 8EH 21H
3sDo~FlH 34H ~sn 23H 36H OOH Cal1 2~ 0.7H D~H ~7E1 36H 52~ 2~H 5LH
35EOH~0511 OJH OH B2~ Z~H S9H 9EH 2sH 09H 5~H 23H 5aH FIH ZH ~3H 3:1 ~SrOlt~ l 5~5H ODH 2JH 34H 38H 1:2H FUR 15H 2~H 59H 38H OE31 OH Cl:)H ~:iH
.3~00!~39H CDH .3IH I~H OH FOH I~H EsH 3~H OH ~4H 3~H F~l 1 4H ClH 97H
3~51 01~35N F~l]C~ H 29H OH F-H 2AH .~ZH 9.9H I En 2~11 59H BE 23il 1 IH
3~2~1~f311 OLII i nH 5~H l:lDH D~l ,97H 35H t 3H BC~ ~5H OH C411 l5~H 2~H 59H
3~3C~B~1 OH COH Coil 4SH IOH 21H OJH OOH OH 61H Fy Cell )H q'H
16~0H--~ OH 7.3H 2J~l C3H 97H ~lSII AH n~H 9EH ~DH 021!1 OH ~SY 21H fat 3650~3eH C3tl FCY l F5}1 ~IBH I~H E~2H C2Y ~SIH 17M FIH l:gH l~H c.-H
~SO~I:DH .7711 J~H 21H ~3H 3~H æH ~5H 9EH 2JH OOH O!llH ~9H 22H 53H aE1 36~0~H ~.~ IQI~ 25~ ICY D~H 9~H IE3t F~ H 31H C2H 98H IEH 7DH 32.'1 3b80~--SDH Be OH 90H 21H CDH Z7H IFH 05H 32H ~8~ qEil 3~ 5DH U---H
3L90H~32H AJH BEH.~3)H 3Dil 1711 C9~ OEH BE CI~ 77H IJ~H 2JH 9C1~ ~6H 7?'1 3~A~ 5il~3Ei-2lH OOH 3SiH 22H 53Y BE OH C9H Js21H t:DH 9C~ H D~H
3bao~ I.. FEZ 2~H :2H 9~11 lFH 2~1 ~.d BEH 3eil OJH .32S~ H By l 36C~)~CDH 93~ 2~H DAH AA~I If 2JH C-SH 3bH 22H ASH B~ 21H ODH CL)H ~9i1 3~ 8Z211 5311 BEH C::IH ~S~H 19H OEH OOH 2~ 7FH a CDH 45H IrtM OH OSH
3~0H~21H 4ç!H 3~H O D3H J9H û~H DIH OH Do DH IDH IBH F~5H 7e~1 F~l ~FOI~FFtl CAH I~Stl UH FIH llZH 9 Y IE}~.BH CDH DIH OS)H ~DH F~.2~H D2!1 3700H~OH IEH 3211 93H BEH CDH 27H.JFH .3-H D5H 3211 ~qH B IJH ?2H
3:710H-4FH 8EH Gll So 15H ~571t FIH F::il 28H OH 2ZH 317H it 29H ~:211 PB~
1720H-~JE~1 ~FIl 32H.1~ EH CDH F9H 2~H D2H OH let ~UI iSSH EleH ~H.OI~
3:~301t~FbH OH ~3H 112~ 3~H ~111 35H 3~H 22H 5!iH 9EH 21H OH OOH 39H Z2H
3~,0110s3H Elect. CDH CYH 15}l .CDH 3~H .IClI F~H ash l 9EIH JEH 22H 55~H 9~1 3750~21H 5~H 37H 22H 55H ~FH.~IJ1 CIOH ~nH 39H 22H 53H BEH cay C9H IS)H
3:160~2~H 59H EIEH OEH OH QH 45H JDH ~EH DFH C5H R3H I~H ~EH OH Ott 37.70H~2H 21H IIH OOH 22H 8QH BEH CDH 0.9H ICH D~H 9QH 13t-~H 29H l 37BO~A11 3~7H FEH 29H OH FOH 37H C3H 9~H 1EH 3EH FFH 3ZH OH 9E!1 7DH
3790~tl7H ClH ~DH IEH 32H 71H PEH CDH ~4~l 2.7H D2H 98H.IE}~ CDH 2-7~1 IFt 3:7~0H~3~H 71H EIEH 3Z~ F2H 3EH OE~H fOH 31H 65iJ BEH B.7H C:41 F~13 37H 79H
37BOH ~2H FIH 3EH :IEH ~5H 32H ~8H EIEH CDH 22H D:JH CDH BE}I Q5H 21H OLH
37C~I~OCIH E~7H 31H 71H By SFH IDH AH D05t 37H CDH 4CH aEH C3~1 CdH 17H37DCH-~5H Wl g9H BE 1 IH 8aH B2H t5H :llH if BE~.5F~t .CJM 7qH OH
3:7EDl~g7H 79H ~3H SFH 7DH 2FH A6H a3H T1~1 23H 7a~ 2FH wish B2H 77H C9H
37~ FH Cal l 37H EIH C9H ~8H FAH FAH 3JIH FAX 791~ ill EEL OH
3 00}4138H IAH JgH 61H ~.UI BJeH 7BH 61H E8H Jay 7C~1 7CH .blH 88H 7CH
3810!i~7~ FFII ClH 6IH.E~H AH 7qH l:BH eFII l ~SIH EaH E~13H 9F~1 7~1 ~IH
3~2~38H Ill 29H OH 18H B_H C_H ~8H OH l 61H 78H OH l OH
3830~F31i .3~H 3~lH HO 7CH 19H ~IH 3aH 8~1 J~H F~ JaH e. H C~ltl it ~IH 9~ 31H F~3H 7~1 B2!1 C13H l 61H OH 7nH 61H ~.I.U1 aB!I 19~
3E~50H-SJ116CH 88H f H FBH BFH RAH 6iH O9H 31H 3~1 IAH ~SlH EaH 8!~Y
3B~0~9F~ 7CH lC~ En 6EH blH EaH a 9FH 7Cil ~'0H C~IH Ol H 9F~ ~AH.ûQY
?R7DH-99H ;25~H 2EIH 8E:H DBH B9H ~S-H 7CH 9FH l ~SaH `~SIH 78H bBH 29H 7~1 3~30~51H IJ~H 6qH E3H 9FH QCH ~BH 6~H ;28H En 8aH t~H 6IH B-~H OH F2H
'P91~H~H F~H EIFH 8~H 7~ ~SIH OOH OOH OOH C:IH OH 19H 21H aDH 39~1 OH
~AOH--l:lH JEH GOH COH FFH FrH FrH FrH Fish Fi }l F3H FH FH F~l F~ H
3~BOH-rrH FH FrH rrH F~H rrH FrH FrH Frl FF~ FH FFH Frl FFH FH Frl ~H-OOH 0011 OOH OH OOt~ OOH OOH a:)H OOH OOH OOH OOH OOH C~OH COH OOH
~DO~!1 OOH OOH OOH OOH OOH OOH DOH OOH DOH OOff COH OOH COH WH 0~1 3~qFOl~OOH OOH XH OOH OOH OOH COH GOH OOH OOH OOH COH OOH OOH OH OQH
OoH OOH 0~1 GOH OH OOH OOH OOH GOH OOH OOH OOH OOH COH. OCiH
390~H DIH JOH 3 7H oe~ 7.8H ~IH CAH 15H 39H D8H -C!I E~IH OIH 01 04H
~910~39H ClH r3H 55~ 19H CI~I C3H 7C~ 09H 22H 9FH BEH 2~H 557H L I 3H
3920t~C~ttl 17~1 Fi:ff rrH Jo D5H CD~l 411 2~ H ~3H C9H OIH ~3H OOH CDH l~H
39'~0~#1. Ol!SH r~l OH EEIH. DISH F~ F}L.Fi:H FrH Fish FF1~ H FFH Fish ri ll 3~ OOH OOH DOH DOH DOH DoH DOH DOH OH DOH OOH Os:lH OOH OOH OOH COH
3.950H~OOH OOH OOH COH OCH Oil OOlt OOH OOtl OOH Ot)H OOH OOH WH COtl COIl 34~50~ OOH OOH DON OOH 0011 OOH 50H OOH DOH OOH OOH OOH OOH COH OOH
197~0CU~ OH DOH DO~I DOH WH Oa!~ 0~1 WH OOH OOH OOH OOH CtlH OQH
39 80 through 3FFF is presently unused and is reserved for possible future use.
Claims (63)
1. A programmable system including a central controller for controlling plural distributed electrical loads from a remote electrical switch, said system comprising:
plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders, each connected to control a predetermined subset of said control means in response to received and decoded data signals, a programmable central controller connected to provide said data signals to each of said transceiver decoders for controlling said control means, and at least one remote two-state, on-off electrical switch capable of controllably closing an electrical circuit between at least two terminals connected to at least one of said tranceiver decoders, said at least one transceiver decoder being adapted to detect the closing and/or opening of said electrical circuit of said switch and to transmit data to said central controller indicative of such change in condition of said switch, said central controller being adapted to effect control over a programmably changeable sub-set of said control means in response to said changes in condition of said switch.
plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders, each connected to control a predetermined subset of said control means in response to received and decoded data signals, a programmable central controller connected to provide said data signals to each of said transceiver decoders for controlling said control means, and at least one remote two-state, on-off electrical switch capable of controllably closing an electrical circuit between at least two terminals connected to at least one of said tranceiver decoders, said at least one transceiver decoder being adapted to detect the closing and/or opening of said electrical circuit of said switch and to transmit data to said central controller indicative of such change in condition of said switch, said central controller being adapted to effect control over a programmably changeable sub-set of said control means in response to said changes in condition of said switch.
2. A system according to claim 1 wherein said remote electrical switch is a momentary type switch having contacts which are temporarily closed followed by the opening of the contacts.
3. A system according to claim 1 wherein said remote electrical switch is a maintain type switch having contacts which remain open or closed but which can be changed between states by actuation of said switch.
4. A system according to claim 1 wherein said central ontroller, in the absence of a switch opening or closing, provides data signals to each of said transceiver decoders for controlling said control means in at least one predefined time-clependent sequence.
5. A system according to claim 4 wherein said central controller is adapted to effect overrider control over a programmably changeable subset of control means in response to said changes in condition.
6~ A system according to claim 4 wherein said central controller is adapted to effect priority override control over a programmably changeable subset of control means in response to said changes in condition.
7. A system according to c~laim 1 wherein said central controller is coupled to said plural remotely located transceiver decoders via a bidirectional data line.
8. A system according to claim 1 wherein said electrical switch includes means for automatically changing its condition as a function of an e~ternally sensed physical parameter.
9. A system according to claim 1 wherein said at least one transmitter is adapted to transmit data to said central controller asynchronouslv.
10. In a programmable system for controlling distributed electrical loads including plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, a programmable central controller connected to provide data signals for controlling selected ones of said distributed electrical loads, and a transceiver decoder for coupling said programmable central controller to said plural control means, an improved transceiver decoder comprising:
means for coupling said transceiver decoder to a common data bus coupled to said central controller;
means for said transceiver decoder asynchronously communicating to said central controller to permit a plurality of transceiver decoders to be coupled to the common data bus and to permit said transceiver decoder to asynchronously communicate with the central controller without interfering with transmissions of other transceiver decoders;
means for receiving load control signals from said central controller for controlling particular ones of said control means;
means for decoding said load control signals and determining the particular control means to be controlled in response thereto;
means for actuating said particular control means;
means for indicating which of said particular control means has been actuated; and means for signalling said central controller, in response to an interrogating signal received therefrom, and indicating which of said particular control means have been actuated.
means for coupling said transceiver decoder to a common data bus coupled to said central controller;
means for said transceiver decoder asynchronously communicating to said central controller to permit a plurality of transceiver decoders to be coupled to the common data bus and to permit said transceiver decoder to asynchronously communicate with the central controller without interfering with transmissions of other transceiver decoders;
means for receiving load control signals from said central controller for controlling particular ones of said control means;
means for decoding said load control signals and determining the particular control means to be controlled in response thereto;
means for actuating said particular control means;
means for indicating which of said particular control means has been actuated; and means for signalling said central controller, in response to an interrogating signal received therefrom, and indicating which of said particular control means have been actuated.
11. In a programmable system for controlling distributed electrical loads including plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, a programmable central controller connected to provide data signals for controlling selected ones of said distributed electrical loads, and a transceiver decoder for coupling said programmable central controller to said plural control means, an improved transceiver decoder comprising:
means for receiving load control signals from said central controller for controlling particular ones of said control means;
means for decoding said load control signals and determining the particular control means to be controlled in response thereto;
means for actuating said particular control means;
means for indicating which of said particular control means has been actuated;
means for signalling said central controller, in response to an interrogating signal received therefrom, and indicating which of said particular control means have been actuated;
means for coupling to at least one external switch; and means for signalling said central controller in response to a changed state of said external switch.
means for receiving load control signals from said central controller for controlling particular ones of said control means;
means for decoding said load control signals and determining the particular control means to be controlled in response thereto;
means for actuating said particular control means;
means for indicating which of said particular control means has been actuated;
means for signalling said central controller, in response to an interrogating signal received therefrom, and indicating which of said particular control means have been actuated;
means for coupling to at least one external switch; and means for signalling said central controller in response to a changed state of said external switch.
12. In a programmable system for controlling distributed electrical loads including plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, a programmable central controller connected to provide data signals for controlling selected ones of said distributed electrical loads, and a transceiver decoder for coupling said programmable central controller to said plural control means, an improved transceiver decoder comprising:
means for receiving load control signals from said central controller for controlling particular ones of said control means;
means for decoding said load control signals and determining the particular control means to be controlled in response thereto;
means for actuating said particular control means;
means for indicating which of said particular control means has been actuated;
means for signalling said central controller, in response to an interrogating signal received therefrom, and indicating which of said particular control means have been actuated;
means for coupling to at least one external sensor; and means for signalling said central controller and indicating thereto the status of said sensor in response to a signal from said central controller.
means for receiving load control signals from said central controller for controlling particular ones of said control means;
means for decoding said load control signals and determining the particular control means to be controlled in response thereto;
means for actuating said particular control means;
means for indicating which of said particular control means has been actuated;
means for signalling said central controller, in response to an interrogating signal received therefrom, and indicating which of said particular control means have been actuated;
means for coupling to at least one external sensor; and means for signalling said central controller and indicating thereto the status of said sensor in response to a signal from said central controller.
13. A programmable system for controlling plural distributed electrical loads from a remote electrical sensor input, said system comprising:
plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads;
plural remotely located transceiver decoders, each connected to control at least one of said control means in response to received and decoded data signals;
a programmable central controller connected to provide said data signals to said transceiver decoders; and at least one remote sensor coupled to at least one of said transceiver decoders, said one transceiver decoder being adapted to respond to said sensor and to transmit data to said central controller indicative of a change in a physical parameter detected by said sensor;
said central controller being adapted to effect control over at least one of said control means in response to said data from the sensor.
plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads;
plural remotely located transceiver decoders, each connected to control at least one of said control means in response to received and decoded data signals;
a programmable central controller connected to provide said data signals to said transceiver decoders; and at least one remote sensor coupled to at least one of said transceiver decoders, said one transceiver decoder being adapted to respond to said sensor and to transmit data to said central controller indicative of a change in a physical parameter detected by said sensor;
said central controller being adapted to effect control over at least one of said control means in response to said data from the sensor.
14. A system according to claim 13 wherein said sensor is an analog sensor having an impedance that varies with the parameter detected.
15, A system according to claim 13, wherein said sensor provides a switch-type closure when a predetermined threshold level of the parameter is exceeded.
16. A system according to claim 13, wherein said central controller is adapted to control said control means in a pre-defined time dependent sequence unless overrriden by a remote sensor input.
17. A system according to claim 13 wherein each transceiver decoder controls plural control means.
18. A method for use in a programmable system controlling distributed electrical loads including plural relays, each connected to control a respectively corresponding one of said plural distributed electrical loads; plural remotely located transceiver decoders connected to control a predetermined subset of said relays in response to received and decoded data signals; and a programmable central controller connected to provide said data signals to each of said receiving and decoding circuits via a data link, said method being effective to control a load from a remote electrical switch and comprising the steps of:
coupling said switch to an input of at least one of said transceiver decoders;
actuating said switch;
generating a switch actuation signal within said transceiver decoder and coupling a signal representing said switch actuation onto said data link for transmission to said central controller;
receiving said signal representing switch actuation at said central controller and thereat determining a sector sub-set of relays to be actuated in accordance with a pre-defined data previously entered into said central controller;
generating a central controller output signal representing such pre-defined desired relay actuation and coupling said output signal onto said data link, said output signal identifying a particular transceiver decoder associated with at least one of said relays of said sub-set of relays to be controlled; and receiving said output signal at said particular transceiver decoder and generating an actuation signal for activating said at least one relay.
coupling said switch to an input of at least one of said transceiver decoders;
actuating said switch;
generating a switch actuation signal within said transceiver decoder and coupling a signal representing said switch actuation onto said data link for transmission to said central controller;
receiving said signal representing switch actuation at said central controller and thereat determining a sector sub-set of relays to be actuated in accordance with a pre-defined data previously entered into said central controller;
generating a central controller output signal representing such pre-defined desired relay actuation and coupling said output signal onto said data link, said output signal identifying a particular transceiver decoder associated with at least one of said relays of said sub-set of relays to be controlled; and receiving said output signal at said particular transceiver decoder and generating an actuation signal for activating said at least one relay.
19. A method according to claim 18 further including the steps of:
determining which control means have been actuated as commanded by said central controller relay actuation signal; and transmitting a control means status confirmation signal from said particular transceiver decoder to said central processor.
determining which control means have been actuated as commanded by said central controller relay actuation signal; and transmitting a control means status confirmation signal from said particular transceiver decoder to said central processor.
20. A method according to claim 19 wherein said method further includes the steps of:
generating and transmitting from said central controller, a control means status interrogation signal; and receiving said control means status interrogation signal at said particular transceiver decoder.
generating and transmitting from said central controller, a control means status interrogation signal; and receiving said control means status interrogation signal at said particular transceiver decoder.
21. A programmable system including a central controller for controlling plural distributed electrical loads from a remote electrical switch input, said system comprising:
plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders, each connected to control a predetermined subset of said control means in response to received and decoded data signals;
a programmable central controller connected to provide said data signals to each of said transceiver decoders for controlling said control means, at least one of said transceiver decoders including internal data lines coupled to a switchleg input circuit for coupling, in turn, to at least one remote two-state, on-off, electrical switch capable of controllably closing an electrical circuit between at least two terminals, said switchleg input circuit being adapted to detect the closing and/or opening of said electrical circuit of said switch and to cause said at least one transceiver decoder to transmit data to said central controller indicative of such switch activation, said central controller being adapted to effect control over a programmably changeable sub-set of said control means in response to said changes in condition of said switch.
plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders, each connected to control a predetermined subset of said control means in response to received and decoded data signals;
a programmable central controller connected to provide said data signals to each of said transceiver decoders for controlling said control means, at least one of said transceiver decoders including internal data lines coupled to a switchleg input circuit for coupling, in turn, to at least one remote two-state, on-off, electrical switch capable of controllably closing an electrical circuit between at least two terminals, said switchleg input circuit being adapted to detect the closing and/or opening of said electrical circuit of said switch and to cause said at least one transceiver decoder to transmit data to said central controller indicative of such switch activation, said central controller being adapted to effect control over a programmably changeable sub-set of said control means in response to said changes in condition of said switch.
22. A system according to claim 21 wherein said switchleg input circuit comprises:
a first bank of logic gates having outputs coupled one each to said internal data lines of said transceiver decoder, said first bank of logic gates having one input commonly connected to receive a first selecting signal, a first group of switchleg input terminals each for coupling to one contact of one of said remote, two state, on-off, electrical switches, said switchleg input terminals of said first group being coupled, one each, to a second input of said gates of said first bank of logic gates, a second bank of logic gates having outputs coupled one each to said internal data lines of said transceiver decoder, and said second bank of logic gates having one input commonly connected to receive a second selecting signal, and a second group of switchleg input terminals each for coupling another contact of one of said remote two-state, on-off electrical switches, said second group of switchleg input terminals being coupled, one each, to a second input of said gates of said second bank of logic gates.
a first bank of logic gates having outputs coupled one each to said internal data lines of said transceiver decoder, said first bank of logic gates having one input commonly connected to receive a first selecting signal, a first group of switchleg input terminals each for coupling to one contact of one of said remote, two state, on-off, electrical switches, said switchleg input terminals of said first group being coupled, one each, to a second input of said gates of said first bank of logic gates, a second bank of logic gates having outputs coupled one each to said internal data lines of said transceiver decoder, and said second bank of logic gates having one input commonly connected to receive a second selecting signal, and a second group of switchleg input terminals each for coupling another contact of one of said remote two-state, on-off electrical switches, said second group of switchleg input terminals being coupled, one each, to a second input of said gates of said second bank of logic gates.
23. A system according to claim 22 further including a jumper circuit for generating a disable signal which is coupled to said commonly connected inputs of said second bank of logic gates.
24. A system according to claim 23 wherein said jumper circuit comprises:
an amplifier having an output coupled to said commonly connected inputs of said second bank of logic gates, a removable jumper for coupling the input of said amplifier to ground, said jumper causing said disable signal to appear at the output of said amplifier, said disable signal not appearing when said jumper is removed.
an amplifier having an output coupled to said commonly connected inputs of said second bank of logic gates, a removable jumper for coupling the input of said amplifier to ground, said jumper causing said disable signal to appear at the output of said amplifier, said disable signal not appearing when said jumper is removed.
25. A system as in claim 24 wherein the state of said jumper circuit determines which bank of logic gates are to be used for maintained contact or momentary contact electrical switches.
26. A system according to claim 21 wherein said at least one remote two-state, on-off, electrical switch is a momentary type switch having contacts which are temporarily closed followed by the opening of the switch's contacts.
27. A system according to claim 21 wherein said at least one remote two-state, on-off, electrical switch is a maintain type switch having contacts which remain open or closed but which can be changed between states by actuation of said switch.
28. A system according to claim 21 wherein said central controller, in the absence of a switch opening or closing, provides data signals to each of said transceiver decoders for controlling said control means in at least one pre-defined time-dependent sequence.
29. A system according to claim 28 wherein said central controller, in response to changes in condition of said switch, effects override control over said time-dependent sequence of control means actuations.
30. In a programmable system including a central controller for controlling plural distributed electrical loads from a remote electrical switch, said system including plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders, each connected to control a predetermined sub-set of said control means in response to received and decoded data signals, and a programmable central controller connected to provide said data signals to each of said transceiver decoders for controlling said control means, a method for controlling plural distributed loads comprising the steps of:
actuating at least one remote two-state, on-off electrical switch capable of controllably closing an electrical circuit between at least two terminals connected to at least one of said transceiver decoders, detecting the switch actuation with a transceiver decoder adapted to detect the closing and/or opening of said electrical circuit of said switch, transmitting data from the transceiver decoder detecting the switch actuation to said central controller, said data indicative of such change in condition of the switch, and effecting control by said central controller via said transceiver decoders of said control means in response to said switch actuation.
actuating at least one remote two-state, on-off electrical switch capable of controllably closing an electrical circuit between at least two terminals connected to at least one of said transceiver decoders, detecting the switch actuation with a transceiver decoder adapted to detect the closing and/or opening of said electrical circuit of said switch, transmitting data from the transceiver decoder detecting the switch actuation to said central controller, said data indicative of such change in condition of the switch, and effecting control by said central controller via said transceiver decoders of said control means in response to said switch actuation.
31. A method according to claim 30 wherein said step of transmitting data comprises the step of transmitting data asynchronously.
32. A method according to claim 30 wherein plural transceiver decoders detect respective switch actuations and transmit data asynchronously to said central controller via a common communications channel.
33. A method according to claim 30 wherein said step of actuating includes temporarily closing a momentary type switch followed by opening the switch's contacts.
34. A method according to claim 30 wherein said step of actuating includes closing the contacts of a maintain type switch.
35. A method according to claim 30 wherein said step of actuating includes opening the contacts of a maintain type switch.
36. A method according to claim 30 wherein said step of actuating comprises the step of actuating an electrical switch responsive to a sensor attaining some predetermined parameter.
37. A method according to claim 30 wherein said step of effecting control includes effecting override control over a pre-programmed time-dependent sequence of load controls.
38. A method according to claim 30 wherein said step of effecting control includes actuating at least one switch in response to an externally sensed physical parameter.
39. In a programmable system including a central controller for controlling plural distributed electrical loads from a remote electrical switch, said system including plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders, each connected to control a predetermined sub-set of said control means in response to received and decoded data signals, and a programmable central controller connected to provide said data signals to each of said transceiver decoders for controlling said control means, said central controller, in the absence of a switch opening or closing, providing data signals to each of said transceiver decoders for controlling said control means in at least one predefined time-dependent sequence, a method for controlling plural distributed loads comprising the steps of:
actuating at least one remote two-state, on-off electrical switch capable of controllably closing an electrical circuit between at least two terminals connected to at least one of said transceiver decoders, detecting the switch actuation with a transceiver decoder adapted to detect the closing and/
or opening of said electrical circuit of said switch, transmitting data from the transceiver decoder detecting the switch actuation to said central controller, said data indicative of such change in condition of the switch, and effecting override control by said central controller over a programmably changeable sub-set of said control means in response to said switch actuation.
actuating at least one remote two-state, on-off electrical switch capable of controllably closing an electrical circuit between at least two terminals connected to at least one of said transceiver decoders, detecting the switch actuation with a transceiver decoder adapted to detect the closing and/
or opening of said electrical circuit of said switch, transmitting data from the transceiver decoder detecting the switch actuation to said central controller, said data indicative of such change in condition of the switch, and effecting override control by said central controller over a programmably changeable sub-set of said control means in response to said switch actuation.
40. A method according to claim 39 wherein said plural transceiver decoders detect respective switch actuations and transmit data asynchronously to said central controller via a common communications channel.
41. A method according to claim 39 wherein said step of transmitting data comprises the step of transmitting data asynchronously.
42. A method according to claim 39 wherein said step of ctuating includes temporarily closing a momentary type switch followed by opening the swtich's contacts.
43. A method according to claim 39 wherein said step of actuating includes closing the contacts of a maintain type switch.
44. A method according to claim 39 wherein said step of actuating includes opening the contacts of a maintain type switch.
45. A method according to claim 39 wherein said step of actuating comprises the step of actuating an electrical switch responsive to a sensor attaining some predetermined parameter.
46. A programmable system including a central controller for controlling an electrical load from a central controller and from a remote electrical switch, said system comprising:
at least one control means connected to control an electrical load;
at least one transceiver decoder connected to control said control means in response to received and decoded data signals;
a programmable central controller connected to provide said data signals to said transceiver decoder for controlling said control means; and at least one remote two-state, on-off electrical swtich capable of controllably closing an electrical circuit between at least two terminals connected to said at least one transceiver decoder, said at least one transceiver decoder being adapted to detect the closing and/or opening of said electrical circuit of said switch and to transmit data to said central controller indicative of such change in condition of the switch, said central controller being adapted to effect control over said control means in response to changes incondition of said switch.
at least one control means connected to control an electrical load;
at least one transceiver decoder connected to control said control means in response to received and decoded data signals;
a programmable central controller connected to provide said data signals to said transceiver decoder for controlling said control means; and at least one remote two-state, on-off electrical swtich capable of controllably closing an electrical circuit between at least two terminals connected to said at least one transceiver decoder, said at least one transceiver decoder being adapted to detect the closing and/or opening of said electrical circuit of said switch and to transmit data to said central controller indicative of such change in condition of the switch, said central controller being adapted to effect control over said control means in response to changes incondition of said switch.
47. A system according to claim 46 wherein said transceiver decoder is adapted to transmit data to said central controller asynchronously.
48. In a programmable system including a central controller for controlling an electrical load from a central controller and from a remote electrical switch, said system including at least one control means connected to control a corresponding electrical load, at least one remotely located transceiver decoder connected to control said control means in response to received and decoded data signals, and a programmable central controller connected to provide said data signals to said transceiver decoder for controlling said control means, a method for controlling the load comprising the steps of:
actuating at least one remote two-state on off electrical switch capable of controllably closing an electrical circuit between at least two terminals connected to said at least one transceiver decoder;
detecting the switch actuation with said transceiver decoder adapted to detect the closing and/or opening of said electrical circuit of said switch;
transmitting data from the transmitter detecting the switch actuation to said central controller, said data indicative of such change in condition of the switch; and effecting control by said central controller via said transceiver decoder of said control means in response to said switch actuation.
actuating at least one remote two-state on off electrical switch capable of controllably closing an electrical circuit between at least two terminals connected to said at least one transceiver decoder;
detecting the switch actuation with said transceiver decoder adapted to detect the closing and/or opening of said electrical circuit of said switch;
transmitting data from the transmitter detecting the switch actuation to said central controller, said data indicative of such change in condition of the switch; and effecting control by said central controller via said transceiver decoder of said control means in response to said switch actuation.
49. A method according to claim 48 wherein said step of transmitting data comprises the step of transmitting data asynchronously.
50. A method according to claim 48 wherein said step of actuating includes temporarily closing a momentary type switch followed by opening the the switch's contacts.
51. A method according to claim 48 wherein said step of actuating includes closing the contacts of a maintain type switch.
52. A method according to claim 48 wherein said step of actuating includes opening the contacts of a maintain type switch.
53. A method according to claim 48 wherein said step of actuating comprises the step of actuating an electrical switch responsive to a sensor attaining some predetermined parameter.
54. In a programmable system including a central controller for controlling plural distributed electrical loads, said system including plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders, each connected to control a predetermined sub-set of said control means in response to received and decoded data signals, a programmable central controller connected to provide said data signals to each of said transceiver decoders, at least one remote sensor coupled to at least one of said transceiver decoders, a method for controlling said plural distributed electrical loads comprising the steps of:
receiving, at a transceiver decoder, a signal from said remote sensor, said signal indicative of a physical parameter detected by said sensor, transmitting by said transceiver decoder to said central controller a signal indicative of the change in physical parameter detected by said sensor, and controlling by said central controller a predetermined but programmable sub-set of said control means in response to said data from the sensor.
receiving, at a transceiver decoder, a signal from said remote sensor, said signal indicative of a physical parameter detected by said sensor, transmitting by said transceiver decoder to said central controller a signal indicative of the change in physical parameter detected by said sensor, and controlling by said central controller a predetermined but programmable sub-set of said control means in response to said data from the sensor.
55. method according to claim 54 wherein said step of transmitting comprises transmitting asynchronously.
56. In a programmable system including a central controller for controlling plural distributed electrical loads, said system including plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders, each connected to control at least one of said control means in response to received and decoded data signals, a programmable central controller for normally controlling said relays in a pre-defined time dependent sequence unless overridden by a remote sensor input, said controller connected to provide said data signals to each of said transceiver decoders and at least one remote sensor coupled to at least one of said transceiver decoders, a method for controlling said plural distributed electrical loads comprising the steps of:
receiving, at a transceiver decoder, a signal from said remote sensor said signal indicative of a physical parameter detected by said sensor, transmitting by said transceiver decoder to said central controller a signal indicative of the change in physical parameter detected by said sensor, and controlling by said central controller at least one of said control menas in response to said data from the sensor.
receiving, at a transceiver decoder, a signal from said remote sensor said signal indicative of a physical parameter detected by said sensor, transmitting by said transceiver decoder to said central controller a signal indicative of the change in physical parameter detected by said sensor, and controlling by said central controller at least one of said control menas in response to said data from the sensor.
57. A method according to claim 56 wherein one transceiver decoder controls plural control means.
58. Apparatus for use in a programmable system controlling distributed electrical loads including plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders connected to control a predetermined sub-set of said control means in response to received and decoded data signals; and a programmable central controller connected to provide said data signals to each of said receiving and decoding circuits via a data link, said method being effective to control a load from a remote electrical switch, comprising:
means for coupling said switch to an input of at least one of said transceiver decoders;
means for actuating said switch;
means for generating a switch actuation signal within said transceiver decoder and coupling a signal representing said switch actuaion onto said data link for transmission to said central controller;
means for receiving said signal representing switch actuation at said central controller and thereat determining a sub-set of control means to be actuated in accordance with a pre-defined data previously entered into said central controller;
means for generating a central controller output signal representing such pre-defined desired control means actuation and coupling said output signal onto said data link, said output signal identifying a particular transceiver decoder associated with at least one of said control means of said sub-set of relays to be controlled; and means for receiving said output signal at said particular transceiver decoder and generating an actuation signal for activating said at least one control means.
means for coupling said switch to an input of at least one of said transceiver decoders;
means for actuating said switch;
means for generating a switch actuation signal within said transceiver decoder and coupling a signal representing said switch actuaion onto said data link for transmission to said central controller;
means for receiving said signal representing switch actuation at said central controller and thereat determining a sub-set of control means to be actuated in accordance with a pre-defined data previously entered into said central controller;
means for generating a central controller output signal representing such pre-defined desired control means actuation and coupling said output signal onto said data link, said output signal identifying a particular transceiver decoder associated with at least one of said control means of said sub-set of relays to be controlled; and means for receiving said output signal at said particular transceiver decoder and generating an actuation signal for activating said at least one control means.
59. A method according to claim 58 wherein said central controller normally provides control over said electrcial loads in a predetemined time dependent sequence and wherein actuation of said switch effects an override control by said central controller over said programmably changeable sub-set of control means.
60. Apparatus according to claim 58 further including:
means for determining which control means have been actuated as commanded by said central controller control means actuation signal; and means for transmitting a relay status confirmation signal froms aid particular transceiver decoder to said central processor.
means for determining which control means have been actuated as commanded by said central controller control means actuation signal; and means for transmitting a relay status confirmation signal froms aid particular transceiver decoder to said central processor.
61. Apparatus according to claim 60 further including:
means for generating and transmitting from said central controller, a control means status interrogation signal; and means for receiving said control means status interrogation signal at said particular transceiver decoder.
means for generating and transmitting from said central controller, a control means status interrogation signal; and means for receiving said control means status interrogation signal at said particular transceiver decoder.
62. In a programmable system including a central controller for controlling plural distributed electrical loads from a remote electrical switch input, said system including plural control means, each connected to control a respectively corresponding one of said plural distributed electrical loads, plural remotely located transceiver decoders, each connected to control a predetermined sub-set of said control means in response to received and decoded data signls, a programmable central controller connected to provide said data signals to each of said transceiver decoders via a bi-directional data line and from controlling said control means, at least one of said transceiver decoders including internal data lines coupled to a switchleg input circuit for coupling, in turn, to at least one remote two-state, on-off electrical switch capable of controllably closing an electrical circuit between at least two terminals, a method for controlling said plural distributed loads from a remote electrical switch comprising the steps of:
detecting by said switchleg input circuit the closing and/or opening of said electrical circuit of said switch;
transmitting data from said at least one transceiver decoder to said central controller indicative of such switch activation, and effecting control by central controller over a programmably changeable sub-set of said control means in response to said changes in condition of said switch.
detecting by said switchleg input circuit the closing and/or opening of said electrical circuit of said switch;
transmitting data from said at least one transceiver decoder to said central controller indicative of such switch activation, and effecting control by central controller over a programmably changeable sub-set of said control means in response to said changes in condition of said switch.
63. A method according to claim 62 wherein said step of transmitting includes transmitting asynchronously.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA000480672A CA1201226A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA000363244A CA1198160A (en) | 1979-10-30 | 1980-10-24 | Method and apparatus for controlling distributed electrical loads |
CA000480672A CA1201226A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000480672A Division CA1201226A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000480672A Division CA1201226A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1201226A true CA1201226A (en) | 1986-02-25 |
Family
ID=4118259
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000480672A Expired CA1201226A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
CA000480671A Expired CA1201225A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
CA000480670A Expired CA1201224A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
CA000480673A Expired CA1201227A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000480671A Expired CA1201225A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
CA000480670A Expired CA1201224A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
CA000480673A Expired CA1201227A (en) | 1980-10-24 | 1985-05-02 | Method and apparatus for controlling distributed electrical loads |
Country Status (1)
Country | Link |
---|---|
CA (4) | CA1201226A (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113444854B (en) * | 2020-03-26 | 2022-06-24 | 宝山钢铁股份有限公司 | Full-automatic converter deslagging method and system |
CN115021744B (en) * | 2022-08-09 | 2022-12-27 | 南方电网数字电网研究院有限公司 | Programmable wiring nano relay array, and optimized wiring method and system |
CN116016675B (en) * | 2022-11-29 | 2024-07-09 | 北京奇艺世纪科技有限公司 | Service request processing method and device, gateway equipment and storage medium |
-
1985
- 1985-05-02 CA CA000480672A patent/CA1201226A/en not_active Expired
- 1985-05-02 CA CA000480671A patent/CA1201225A/en not_active Expired
- 1985-05-02 CA CA000480670A patent/CA1201224A/en not_active Expired
- 1985-05-02 CA CA000480673A patent/CA1201227A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
CA1201224A (en) | 1986-02-25 |
CA1201227A (en) | 1986-02-25 |
CA1201225A (en) | 1986-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4367414A (en) | Method and apparatus for controlling distributed electrical loads | |
US4396844A (en) | Method and apparatus for controlling distributed electrical loads | |
US4484258A (en) | Apparatus for controlling distributed electrical loads | |
US4964058A (en) | Power management and automation system | |
EP0214915B1 (en) | Information collecting and forwarding apparatus and method of operating such an apparatus | |
US4598286A (en) | Method and apparatus for controlling distributed electrical loads | |
US4656475A (en) | Method and apparatus for controlling distributed electrical loads | |
JPS63502715A (en) | Response device for energy management equipment | |
GB2176639A (en) | Data acquisition system | |
CN201464890U (en) | Intelligent automation control device for household and security protection | |
CA1201226A (en) | Method and apparatus for controlling distributed electrical loads | |
CN102546581A (en) | Multimedia intelligent management platform with monitoring recording capability | |
CN109219212B (en) | Light control system of wisdom family based on robot | |
US4535332A (en) | Method and apparatus for controlling distributed electrical loads | |
US4511895A (en) | Method and apparatus for controlling distributed electrical loads | |
CN210481062U (en) | Rural water supply station remote monitoring terminal based on single chip microcomputer control | |
EP0038852B1 (en) | Programmable system for controlling a plurality of distributed electrical loads | |
EP0515461A1 (en) | A control and communication system and corresponding method. | |
CN203086239U (en) | Distributed distribution network automatic monitoring terminal | |
CN210958917U (en) | Intelligent household lighting control system | |
CN108460512A (en) | Data processing method and device for power scheduling smart shift scheduling | |
CN214101423U (en) | Smart home system and smart community system | |
CN204418824U (en) | A kind of key intelligent cabinet | |
CN217011029U (en) | Villa gate machine capable of realizing real-time conversation | |
CN215895304U (en) | Campus dormitory intelligent control system based on cloud platform |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKEX | Expiry |