CA1201225A - Method and apparatus for controlling distributed electrical loads - Google Patents

Abstract

METHOD AND APPARATUS FOR CONTROLLING
DISTRIBUTED ELECTRICAL LOADS
ABSTRACT OF THE DISCLOSURE

An apparatus for controlling distributed electrical loads including a microprocessor based central controller coupled via a twisted pair bidirectional data line to a plurality of microcomputer based transceiver decoders. Each transceiver decoder is coupled to a plurality of relays, each relay associated with a particulary load to be controlled. Override switches and sensores, coupled to transceiver decoders provide overrride request and information related to ambient conditions at the site of a load. A user defined data base includes sub-sets of relays called sectors, patterns of relay states, remote switches, a time dependent schedule and conditioin responses. A communication protocall and arbiration scheme provide for interactive communication between the central controller and each transceiver decoder with interfacing with the operation of any other transceiver decoder. Enhanced data storage capacity is achieved through dynamic allocation of memory space for pattern data.

Description

41D~ 39 METHOD AND APPARATUS FOR CONTROLLING
DISTRIBUTED ELECTRICAL LOADS
SPECIFICATION
Introduction -5This application is a division of Canadian Serial No. 363,244 filed October 24, 1980.
This invention generally relates to methods and apparatus Eor controlling distributed electrical loads. This invention also relates to novel components, combinations and subcombinations capable of implementing such control. More particularly, it relates to a programmable microprocessor based system having a central controller under program control which communicates with plural distributed microprocessor-based transceiver decoders also refexrred to as transceivers) connected together through a common communication channel (e.g. an unshielded twisted pair of wires in the presently preferred embodiment). Remotely located switches and/or sensor devices can be employed throughout the system for modifying the nominally defined time-dependent schedule of load control functions and for rendering the system condition responsive.
Control inputs may also be received at the central processor site via telephone connections. As disclosed in the presently preferred, nonlimiting, specific exemplary embodiment, the system is used tc control the distributed lighting loads throughout a building, cluster of related buildings, a building site, etc. However, the system is capable of controlling virtually any type of eleclrical load according to a user defined schedule and/or accordiny to conditions sensed at remote locations. Such loads could inclllde heating systems, air-conditioning systems, etc.
Programmable electrical load control systems of this general type have been known and proposed heretofore by the applicants and/or their assingee.
For example, a microprocessor based distributed control system for lighting loads in a building was disclosed by T. K. McGowan and G.E. Feiker in an article entitled "A New Approach to Lighting System Control" published in the journal of IES, October 1976 (pages 38-43) and a subsequent discussion of this article by others appears at pages 125-126 of the January 1977 issue of that Journal.
An early approach is described in two commonly assigned, U.S. patents:
a. U.S. Patent No. 4,173,754 - issued November 6, 1979 - Feiker, entitled "Distribution Control System", and b. U.5. Patent No. 4,185,272 - issued January 22, 1980 - Feiker, entitled "Distribution Control System".
Feiker was instrumental in having a first rudimentary lighting control system developed and installed in a single room at the Nela Park Plant of General Electric in Cleveland, Onio. Some o the actual design work was done by C. Eichelberger for this first rudimentary lighting control. This installation is described in the article entitle "A
New Approach to Lighting System Control" by T. Try, McGowan and G. E. Feiker along with some projections of alternative ways to achieve similar results.
A system for reducing noise error was developed and is the subject matter of U.S. Patent No. 4,091,361 - issued May 23, 1978 - entitled "Noise-Immune Carrier Current Actuated Control";
naming Charles We Eichelberger and Philip M. Garrett inventors.
Based on a substantially different approach to lighting control, the present applicants designed and installed an experimental "first generation"
system which incorporates several improvements. This first generation system and several features thereof are described in the following commonly assigned United States patents:
a. U.S. Patent No. 4,213,182 - issued July 15, 1980, entitled "Programmable Ænergy Load Controller System & Methods" and naming Charles W.
Eichelberger and Edward B. Miller as inventors;
b; U.S. Patent 4,167,786 - issued September 11, 1979, entitled "Load Control Processor"
and naming Edward B. Miller and Charles W.
Eichelberger as inventors;
c. U.S. Patent No. 4,196,360, issued 25 April 1, 1980, entitled "Interface Driver Circuit" and naming Edward B. Miller and Charles W. Eichelberger as inventors;
d. U.S. Patent 4jl68,531 - issued September 18, 1979 - entitled "Programmable Real Time Clock" and naming Edward B. Miller and Charles I.
Eichelberger as inventors;
While the prior art load control systems just referenced have been successfully operated at an experimental test site so as to produce signiEicant energy savings which permit the cost of such a system to be recovered in a very short time, operating 3~2~

experience with these earlier prior art systems has also revealed several areas where urther significant improvements in operating convenience and capability would be highly advantageous. We have now discovered many such improved features which are incorporated in the "second generation" control system of this invention.
One of the primary commercial applications for programmable load control is for the control of lighting, particularly for large office buildings, or groups of office buildings. Effective lighting control requires achieving the right amount of light where it is needed and when it is needed. Energy and money are wasted when there is too much or too little light for a particular task, when lights are on where not needed and when lights are not on when needed. In a typical ofEice, lighting accounts for 30-40~ of the total electrical load and in many cases a substantial amount of this light is wasted by having lights on when not needed or on at higher levels than required.
In addition to energy savings, better lighting control can increase flexibility in future use of office space. Control of individual fixtures can allow offices, classrooms or other space to be rearranged and partitions move without expense, hard wiring changes. With adequate control, ceiling systems can remain unchanged even when work areas are rearranged. Furthermore, the ability to control individual fixtures also permits finely tuned lighting arrangements for different activities, for example, normal lighting or desk work; reduced lighting for conferences; and dim lighting for slides, security lighting, etc.
Since lighting relates to people and tasks, the ability to control lighting can be used to control the use of space. For example, unwanted use of an ~g 2~
~æ~

area can be minimized by not allowing the lighting to be controlled by unauthoxized personnel. Thus, the use of conference rooms can be curtai:Led for unauthorized meetings or as temporary work areas for S tasks which should be performed in offices.
In a typical office building, using circuit breaker control around 6:00 a.m. when people start arriving, the lights on each floor would be turned on by the first person to arrive. The lights would stay on, at full intensity all day. About 6:30 p.m. when most offices are empty, a guard would begin to switch off lights. A cleaning crew would begin work about this time and hopefully switches off each floor as they finish. By 11:30 Pam. when the cleaning crew is finished, all lights should be off. This scenario for a typical office building inherently includes a significant degree of energy waste. or example, lights are on when people are not in the area, near the beginning of each working day and during lunch hours. There is no way to provide a lower light level for tasks itch do not require strong lighting It may be appropriate that cleaning and maintenance chores in the evening be performed at a lower tight level than could be used for the routine work of office workers during the day. In addition, the amount of daylight near window areas is not taken into account. It is not necessary to light areas near windows to the same extent that more internal office areas must be lit.
The programmable load control system as set forth herein allows for control over these built-in energy wasting situations. It calls for the automatic shutting off of lights during the programmed non-use times while permitting selected overrides for providing light in the immediate area of a person working outside his normal hours. It allows light levels to be altered in accordance with a predefined ~%~2~5 schedule such that tasks performed at or during preset times requiring a lower light level than normal will not waste power. Furthermore, in areas near windows,where daylight adds a substantial amount of light, a photo relay is used to automatically reduce lighting levels when adequate sunlight is available.
The difference in energy cost for the normal electrical load for a typical office building and that for a building controlled by the present invention is substantial. A typical payback time for the cost of installation of the control system is 1 2 years.
The presently described system for distributed electrical load control for lighting provides a degree of flexibility and economy not previously available with any prior system. It uses mechanically latching relays to control groups of lighting fixtures or other loads. These relays are turned on or off by a 24-volt pulse. However, the relays are not hard wired to manual switches, time switches, photocells, etc. All control comes from a central controller, through a data line to a transceiver decoder associated with the relay to be operated.
The central controller utilized in the present system is micro-computer based and has an internal program providing the function of a user programmable load control system. It incorporates a 7-day clock and provides minute-by-minute control of the entire load system including up to 8000 separate relays according to a predetermined schedule when operating in its automatic mode. The data format selected would allow the use of up to 16,000 relays.
However, the memory space available in the memories selected for this presently preferred embodiment limits the number of relays to 8,000. A load control schedule can be entered manually through a keyboard or

2~i by reading mark-sense cards through a cardreader. In addition to the automatic schedule, any lighting circuit can be controlled manually from the keyboard of the central controller when operating in its manual mode. The central controller also provides monitoring of the system and can display the on/off state of eachrelay. If hard copy records are desired, the controller can print data out through a standard printer.
A low voltage twisted pair data line running throughout a building under load control forms a communication channel which connects the central controller to a plurality of transceiver decoders and provides for two-way (bi-directional) communications between the controller and each of the transceiver decoders.
Up to 32 relays are coupled to each transceiver decoder. Each relay turns on and off a particular load in response to a command from the central controller, propagated through the data line to its associated transceiver decoder. The transceiver decoder is generally located near the loads to be controlled by its relays so as to minimize the amount of hard wiring needed. The transceiver decoder receives a signal from the central controller over the data line when one of its relays is to be opened or closed and transmits an activating pulse to the relay.
Communication between the controller and each of the transceivers is bi-directional. Each transceiver decoder can send a message to the controller requesting that the controller issue a command to alter the state of a particular load.
Each transceiver decoder has 8 switchleg inputs which can be connected to manually operable or condition responsive switches, either of the momentary or ~2~

or maintained contact type. Each switch can control "on" or "off" a designated subset of lighting control relays, known as a sector, anywhere in the building.
This is accomplished by activating a switch causing the transceiver decoder to send a signal through the a line to the central controller. The central controller interprets that signal and determines which relays require activation and in turn .sends a signal to the transceiver decoder involved for actuating the relays associated with the lights to be turned on or off. Automatically actuated switches such as photo-relays can be connected to a switchleg input of a transceiver decoder for condition responsive automatic control such as fire and smoke detection.
Analog sensors such as thermistors or photo-transistors can be wired to a transceiver decoder through an analog sensor input circuit in each transceiver decoder These analog sensing devices are interrogated (polled) by the central controller which may decide to send a command to a transceiver decoder to operate selected relays. The analog sensors enhance the condition responsive capability of the system. Any condition that can be sensed and transformed into a variable impedance or variable voltage condition can be polled by the central controller so as to make the system responsive to that condition.
The central controller can also accept manual override from a standard telephone of those sectors that have been user defined to have "priority"
status. By connecting the telephone system to the central controller, any group of relays can be controlled by any TouchtoneTM or push-button telephone (with appropriate interface equipment a standard dial telephone access is possible).
The system is highly adaptable to changes in ~2C~ 5 space utilization and to personnel shifts. Simply by altering the data base originally defined by the user, time dependent schedule changes can be made, different subsets of loads to be controlled simultaneously can be defined and switches can be programmed to control different loads. This flexibility is achieved by the entry of new data to replace previously entered data.
Such data replacement can be accomplished either by reading cards or by making keyboard entries and does not require expensive re-wiring. The system can be easily expanded by extending the twisted pair data line and adding more transceiver decoders without affecting the existing installation. For excessively long data lines, repeaters (boosters) can be used.
Therefore there is no pxactical limitation of system size other than the address space of the data structure (a ten bit address specifies 1024 unique devices). More than 1024 transceiver decoders can be used if multiple transceiver decoders are to respond to an identical address.
In the earlier referenced prior art systems, the central controller was generally in one way communication with the remote distributed receiver/decoders which, in turn, controlled a bank of up to 16 relays. However, the present second generation system of this invention now provides for bi-directional data communication between the central controller and plural remote distributed transceiver decoder units which can each control a plurality of relays. Furthermore, provisions are now made for remotely located switchlegs connected to any desired transceiver decoder as remote inputs to the central controller That is, the actuation of a specific remotely located switchleg will cause a unique siynal to be transmitted back to the central controller. The controller, in turn, will interpret such actuation in accordance with a desired programmable function.
Typically, such a remote switchleg might be used by the controller to modify the lighting load in a predetermined area of the building. However, with subsequent reorganization of furniture, office walls, etc., the particular sector of lighting load affected by the switchleg can be redefined (i.e., different relays associated with a sector number) as desired.
Furthermore, the function controlled by such a remote switchleg could be re-programmed at will to control other lighting loads remote from the switchleg, heating or air conditioning loads, or any other control functions as might be appropriate.
Bi-directional communication with the central processor also permits the use of remotely located electrical sensors (i.e., photocells, thermisters, etc.) so as to remotely control selected, programmable functions. For example, light sensors at the periphery of a building might be used to control the lighting load at the periphery of the building in response to ambient light levels incident through transparent window panes or the like. Proximity sensors might also be used to control loads as a function of human presence.
The microprocessors used in the present exemplary embodiment of this invention (one microprocessor in each transceiver decoder and one in the controller) are controlled by programs permanently embodied as firmware in a read only memory (ROM).
Accordingly, once the ROM has been appropriately structured (e.g., by initial IC manufacturing techniques or by selectively severing fusable links within the ROM or by injecting charge under oxides (floating gate avalanche injected metal oxide semiconductor), the entire system of interconnected integrated circuits, discrete components, and the like becomes a fixed-purpose control system defined by a unique physical structure -- albeit certain control functions remain "pxogrammable" by altering the user defined data base stored in ROM devices and the like.
However, as those in the art will appreciate, similar systems can be realized by storinq the control determining program in other forms of memory devices which are not permanently altered by their content values (e.g., read/write memory devices such as a ROM
or a PROM). Furthermore, many of the digital micro-processor-based circuit operations in the present exemplary embodiment could be realized in analog discrete and/or integrated circuits (e.g., a phase-lock oscillator loop as described below). While the presently preferred exemplary embodiment thus includes a fixed-purpose computer, it should be appreciated that this invention can be realized in many othèr equivalent forms without in any way departing from the novel and patentable features of this invention.
The data structures employed for controlling loads have been organized in this invention so as to provide a more flexible, convenient and comprehensive system operation. For example, a greater number of load control patterns than were feasible using the referenced prior art teachings (e.g., the "on" and "off" state of each controlled relay in the system or part of a system may comprise a pattern) are realized by using variable length records, by permitting the definition of partial load definition patterns and by dynamically allocating the available memory locations for such pattern data.
Furthermore, in the present invention as contrasted with prior art inventions referenced above greater system flexibility is achieved by permitting ,. ' t-the time dependent scheduling of sectors rather than of entire load patterns. A sector is defined as a particular sub-set of all the system relays. In turn, when a particular sector i5 scheduled (for a particular day of the week and time of the day) a particular one of a plurality of separate available and predefined patterns is also identified. Since patterns can be defined as sub-patterns to include less than all of the system transceivers (but all relays for any transceiver included in a given pattern or subpattern must be defined therein) and since there is virtually no limit to the number of sectors that can be defined (including overlapping subsets of relays), the actual programming of desired load control functions for a given building can be defined with virtually unlimited flexibility.
According to the commonly assigned prior art system referred to above, one was limited to the scheduling of a relatively small number of patterns where each pattPrn included all relays in the system.
However, using the new virtually unlimited flexibility of the second generation system of this invention, all kinds of peculiar operating conditions can be easily accommodated. For example, employees on different "flex time" hours of work can be easily accommodated.
Furthermore, when one group of employees at some location in the building changes lts desired flex time hours, such changes may be easily accommodated.
Applicants know of no other system providing a degree of flexibility adaptable to "flex time". Furthermore, where a building has many different tenants, the peculiar operating modes for any given tenant can be more easily accommodated with this second generation system of scheduling sectors rather than patterns.
Accordingly, the novel organization of data storage structures, their identification, and their 2~i intended meaning within the second generation system of this invention ofEer significant advantages over the prior art.
The second generation system of this invention also permits sectors to be defined and controlled, if desired, such that no remote input can achieve a priority override.
In the normal (automatic control) mode of this invention, the central controller constantly self~diagnoses the system for various types of faults or errors. For example, the integrity of the data communications circuit is tested from time to time.
After instructing a remote transceiver to control a relay to a particular state, the central controller can obtain feedback information from the transceiver so that it may verify that the intended relay actually was controlled as intended. If any of these automated system testing procedures detects a problem, the system operator is notified via communications on the processor console. At that time, the operator may enter a manual control mode during which normal scheduling and automatic functioning of the processor is temporarily interrupted. In the manual control mode, the operator can cause any sector to assume a desired relay state without regard to the scheduled program.
In the presently preferred exemplary embodiment, all of the transceivers are interconnected to the central controller over a common twisted pair of electrical conductors which are typically unshielded. CGmmUniCatiOns are bi-directional between the central controller and any of the transceivers (possible as many as a thousand or so). Furthermore, each transceiver is also microprocessor-based and may initiate a transmission at any arbitrary time (asynchronously) in response to control inputs from connected switchlegs, electrical transducers, etc.
A form of pulse width modulation (modified ratio signalling) is used to transmit a serial bit stream. The data is transmitted in blocks of 40 bits and preceded by an inter-block gap and a predefined preamble.
Prior to transmission on the common party line, any given device first of all monitors the line to see if it is free. A desired transmission is delayed until the line is found to be free.
Nevertheless, with so many separate devices all independently capable of arbitrary communication initiation times, it will not be uncommon for two or more transceiver decoders to simultaneously sense a free line and to begin simultaneous transmissions.
Indeed, if two or more devices have data to send and are waiting to send such data because the line i9 currently being used by another device, they may well both find the line free at the same time and begin transmitting simultaneously.
A special bus arbitration technique is therefore employed in such circumstances to cause all but one of the interfering transceivers to drop out of operation while yet permitting the one selected transceiver to continue its data transmission without any loss of any of the data which any transceiver has begun transmitting. For example, if two transceivers begin simultaneous transmission, the state of the transmission line will be identical anyway through the inter-block gap (2-6 milliseconds) and the preamble of 50% duty cycle pulses (during which a phase lock loop is used to lock a clock oscillator onto the correct frequency for interpreting the following 40 bits of data. While the data is actually being transmitted, each transceiver does a bit-wise read-after-write sampling of the common transmission line. If the bit O'>t I-that is read is not the same as that which the transceiver just attempted to transmit, then this is taken as an indication that another transceiver is transmitting different data by holding the transmission line at a low impedance level for a longer time or sending different data bits during the pulse width modulation transmission of a single bit) and the transceiver which has detected this difference then drops out, aborts its attempted data transmission, saves its data, and waits to try again the next time it detects the data line as being free.
Accordingly, as soon as competing transceivers attempt to transmit differing data bits during the same bit cell, the transceiver decoder which has attempted unsuccessfully to transmit a high impedance signal on the data bus (which is still being held at a low impedance value by another transceiver) will immediately detect this condition and abort any further transmission attempts until the line is again detected as being free (such as by detecting a high impedance bus line condition which persists for more than three nominal bit periods). In this way, only one of the transceivers will continue to transmit all of its ~0 bits and they will be transmitted without any interference from other transceivers in spite of the fact that the other transceivers may have initially been competing to transmit their own data at the same time.
Each transceiver in this second generation system of this invention is capable of several different modes of operation. Fore example, in one mode it may accept data transmitted from the central controller relating to desired controlled relay states. In another mode, it may transmit the existing controlled relay states back to the central processor. In yet another mode, it may transmit data ~2~
2~i to the central processor representing the current value of a connected electrical sensor (e.g., photocell, thermistor, etc.). In yet another mode, it may transmit data back to the central processor indicating that a particular connected switchleg has been activated. In the presently preferred exemplary embodiment, the data bit stream (e.g., 40 bits) includes a special function word (e.g., 3 bits which is utilized to select the different modes of transceiver operation and/or to provide for enhanced data security or for specifying the correct interpretation to be accorded the remaining bits of a given data block.
The self-diagnosis of transceiver decoder failures (i.e., failure of a transceiver to confirm that it has carried out a prior instruction with respect to a particular relay or respond to any command or status check from the central controller) is followed by continuous reinterrogation of that particular transceiver until either the manual mode is entered by the operator or until the diagnosed transceiver failure is self-cleared by successfully receiving a transmission from that particular transceiver. Thereafter, if the transceiver has not confirmed a correct state for the relay in question, appropriate instructions are re-transmitted and the whole cycle of relay state verification and failure self-diagnosis is carried out again.
If the data line becomes stuck in a low impedance state, then it is assumed that one of the connected transceiver decoders has eriously malfunctioned or that there is an electrical short on the data line Each of the transceiver decoders is connected to the common data line through a fusable link. Accordingly, if the low impedance condition exists in a given transceiver, it may be physically disconnected from ihe data line by driving a relatively high current (e.g., l amp) pulse down the data line. ale central processor is programmed so as to carry out this self-correcting function whenever the data bus is detected as being stuck in a low impedance state.
If a whole sequence of successive transceivers are self-diagnosed as failing to communicate, it probably indicates an open condition in the common data line and the approximate location of the open condition can be deduced by noting the location of the group of transceivers for which failures are indicatedO
A non-volatile storage system such as a magnetic tape micro-cassette device is utilized for storiny programmable data (i.e., schedules, patterns, sector identification, etc.). In the event of power failures or for any other desired reason, the programme information for a particular systen can then be read into the central processor from this micro-cassette. However, because the micro-cassette tape drives presently available are not of very high quality for use in digital systems, special clocking techniques have been employed. For example, because the frequency of digital signals read off the micro-cassette will normally vary significantly during the course of a given reading of the tape, special resynchronization self-clocking techniques are utilized to keep a clock circuit synchronized with the data being read from the tape. In the presently preferred exemplary embodiment, a continuous weighted average of detected data pulses is used to resynchronize the clock circuit. This results in a continuous lock on the clock frequency with the most recently detected bit frequency being the most effective in controlling the clock frequency. Using this technique, variations of bit frequency approaching 50% in only a single clock cycle may still be successfully read.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other objects and advantages of this invention will be more completely understood by study of the following detailed description of the presently preferred exemplary embodiment of this invention in conjunction with the accompanying drawings, wherein:
FIÇURE 1 is a general block and pictorial diagram of the apparatus for controlling distributed electrical loads according to the present invention;
FIGURE 2 is a graphical representation of various hypothetical data wave forms illustrating the communication protocol;
FIGURE 3 is a flow chart illustrating the transmission sequence utilized by a transceiver decoder for communicating with the controller;
FIGURE 4 is a flow chart illustrating the data line arbitration protocol;
FIGURE 5 is a general block diagram of a transceiver decoder;
FIGURE 6 is a diagrammatic representation of the format of a data stream;
FIGURE 7 is a detailed signal and pin assignment for the microcomputer in a transceiver decoder;
FIGURE 8 is a schematic diagram of the data input and output circuit of a transceiver decoder;
FIGURE 9 is a schematic and block diagram of the analog sensor section of a transceiver decoder;
FIGURE 10 i5 a schematic diagram of the watchdog reset circuit of a transceiver decoder;
FIGURE 11 is a schematic diagram of the switchleg input circuit and switchleg jumper circuit of a transceiver decoder;
FIGURE 12 is a schematic diagram of the relay drive circuitry of transceiver decoder.
FIGURE 13 is a functional block diagram of the microcomputer in each transceiver decoder;
FIGURE 14 (located on the same sheet as FIGURE 16 is a more detailed blocX diagram of the receiver handler block shown in FIGURE 13;
FIGURE 15 is a flow chart illustrating the logic flow of the receiver function of a transceiver decoder;
FIGURE 16 is a more detailed block diagram of the transmitter handler block shown in FIGURE 13;
FIGURE 17 is a more detailed block diagram of switching data register and control block shown in FIGURE 13;
FIGURE 18 is a general block diagram of the controller;
FIGURE 19 is a schematic diagram of the data I/0 circuit of the controller;
FIGURE 20 is a functional block diagram of magnetic tape device 72, magnetic tape interface 73 and the logic built into the controller's microprocessor related to the reading of data from magnetic tape device 72;
FIGURE 21 is a flow chart of the weighted averaging technique implemented by the phase lock loop of the transceiver decoder;
FIGURh' 22 is a graphical representation of serial data read from a magnetic tape illustrating the self adjustment of threshold levels;
FIGURE 23 is a flow chart showing the updating function of the pseudo clock interrupt;

~2~

FIGURE 24 (loaded on the same sheet as FIGURE 17) is a diagram showing the various memory storage areas associated with the controller;
FIGURE 25 is a more detailed diagram of the memory stoxage areas within the controller's R~;
FIGUP~E 26 is a flow chart of the executive associated with the controller;
FIGURE 27 is a flow chart illustrating the telephone answering task;
FIGURE 28 is a flow chart illustrating the telephone maintenance task;
FIGURE 29 is a flow chart illustrating the telephone decoder task;
FIGURE 30 is a flow chart illustrating the telephone service task;
FIGURE 31 is a flow chart illustrating the data line checker task;
FIGURE 32 tlocated on the same sheet as FIGURE 23a) is a diagram illustrating the dynamic allocation of memory storage areas within the controller's RAM;
FIGURES 33(a), 33(b), 33(c) and 33(d) are photocopies of mark-sense data input cards (partially completed for particular data) for use with the exemplary embodiment FIGURE 34 is a schematic diagram of the keyboard and interface; and FIGURE 35 is a perspective view of the ; console of the central controller.
DETAILED DESCRIPTION OF THE PREFERRED EI~IBODIMENT
System Overview Referring now to FIGURE 1, there is shown a general bloc and pictorial diagram of the apparatus for controlling distributed electrical loads according to the present invention.

The heart of the apparatus for controlling distributed electrical loads is a central controller 50 which automatically controls a user-defined, time dependent lighting schedule in accordance with a built-in 7-day clock. Operating in a manual mode, controller 50 provides for control of any lighting circuit through its keyboard (not shown in this Figure). For operation in its automatic mode, controller 50 accepts a user defined data base specifying sectors to be controlled (which relays are defined to be in each sector), patterns specifying the states of all relays or any subset of relays, time schedules (when a particular sector or sectors will assume the relay states defined by a particular pattern), switches and condition responsive switchleg inputs (which relays will be activated in response to each particular switch), and condition responsive relationships controlled by analog sensors (a user determines the criteria for analog sensor activation). This data is entered through its keyboard or via mark-sense data cards. Mark-sense data cards carrying scheduling, sector and priority status (including priority erase time), switch, and pattern information are read by a card reader 52 coupled to controller 50. A printer 5~ can be coupled to controller 50 to provide a hard copy printout of the user supplied data base, a list of the status of all relays, any priority sector overrides that are in effect and the total number of relays in an "on" state along with the day and time.
Controller 50 is coupled to a plurality of transceiver decoders 56 (labeled 56 (1), 56 (2), ...56 (N)) in the figure. The coupling from controller 50 to transceiver decoders 56 is achieved via a data line 58 constituted by a twisted pair of wires. Data ~O~IZ2~

provides a bi-directional communications channel for communication between controller 50 and any of transceiver decoders 56. Associated with each transceiver decoder 56 are a plurality of relays 60 (up to 32 relays) for turning "on" or "off" individual loads 62.
All commands including those resulting from a condition response for changing the state of a relay 60 (and its associated load 62) come prom controller 50. However, controller 50 can be requested by a user to initiate a command for changing the status of a particular relay 60 and its associated load 62~ Through telephone data sets 64, up to three users can simultaneously access controller 50 via telephones 66. Telephone data sets 64-0, 64-1 and 64-2 provide for interface between controller 50 and the standard public telephone system so that a user can caLl controller 50 from any location desired. For example, a user could initiate a lighting control function from his home by calling controller 50 thxough data set 64 before he leaves for the office. Secret codes can be employed to restrict telephone access to authorized persons only.
It is also possible to communicate with controller 50 via transceiver decoders 56. Each transceiver decoder 56 includes provisions for remote switches 68 to be coupled to switchleg inputs thereof. Activation of a remote switch 68, either of the momentary type or maintain type, will cause its associated transceiver decoder 56 to communicate with central controller 50 so as to request a lighting control command to be issued thereby. Sensors having a switch output can be substituted for a manually operable switch (such as switch 68 shown in FIGURE 1) to permit a condition responsive override (i.e., fire 2~;

or smoke detector having a relay output that closes when heat or smoke ]evels exceed predetermined thresholds).
In addition, analog sensing devices such as a light sensor 70 can be coupled to an analog sensor input section of transceiver decoder 56. These sensors can be polled (interrogated) by controller 50 to provide information related to light levels, heat levels, etc. Based upon the information provided by these analog sensors, controller 50 can issue appropriate commands for altering the status of selected relays. The incorporation of analog sensors and associated information generating capability in transceiver decoders 56 and the use of condition responsive switches coupled to switchleg inputs of the transceiver decoders provide a condition responsive capability for the system.
Controller 50 can be coupled to a non-volatile memory storage system such as a magnetic tape device 72 for storing sector, pattern switch, priority erase time and schedule information. Thus, if controller 50 were to lose power for a substantial period of time, such that all data stored in a volatile form of memory were lost, the data could be easily recovered through the magnetic tape device 72.
Means are provided within controller 50 for reading the data stored within magnetic tape device 72.
Because the micro-cassette tape drives presently available for tape device 72 are not of very high quality for use in digital systems, special clocking techniques are employed. For example, because the frequency of digital signals read off the micro-cassette will normally vary significantly during the course of a given reading of the tape, special resynchronization self-clocking techniques are utilized to keep a clock circuit synchronized with the 2~i - 2~ -data being read from the tape. A continuous weighted average of detected data pulses is usecl to resynchronize the clock circuit. this results in a continuous lock on the clock frequency with the most recently detected bit frequency being the most effective in controlling the clock requencyO Using this technique, variations of bit frequency approaching 50% in only a single clock cycle may still be successfully read.
Communications Link As stated, communications between controller 50 and each of transceiver decoders 55 is via a data line 58 formed by a single twisted pair of wires, constituting a bi-directional data communication link or bi-directional communications channel. Both controller 50 and each of transceiver decoders 56 include circuitry for transmitting and circuitry for receiving information. The communication link provides a protocol for the transfer of information to and from these communicating points. The protocol insures that information transmitted and received is free of errors and will not be garbled or interfered with by other communication devices also connected to the data communication link. The communication link, since it can be coupled to different types of synchronized machines each running on an independent clock, is independent of any system timing The communication link is bi-directional in nature and in one selected mode provides for the utilization of data verification as well as interactive data processing to insure data security while maintaining syst&m throughput.
Arbitration is provided for resolving any bus conflicts arising during simultaneous transmission of two or more control points without garbling, degrading, or interferring with any data being s transmitted. The arbitration scheme is suitable for use with the load control system described herein or independently thereof.
As used throughout the description of the communication link, the term "communication point"
will be used to refer to any point connected to the data link that has transmitting and/or receiving capability; thus including both controller 50 and all of transceiver decoders 56. The terms "data communication link" and "communication link" include both data line 58 and the protocol in which data is transferred between communication points. The terms "time to compute mode" and "time to compute state"
define a time period during which a communication point is not monitoring the communication link. This time is ovexhead to allow a receiving device sufficient time to process and decode the incoming signalO The term "lockout" is defined to be a mode in which specific communication points are using the communication link in an interactive manner locking out other points from interfering.
The protocol of the communication link defines two possible signal states of the communication link. An active state refers to the state in which the actual information and clock are found during a transmission. As applied to data line 58, the "active" state is defined to be the existence of a voltage potential of 10-30 volts between the two wires of data line 58. The "inactive"
state refers to a state wherein the voltage between the two wires of data line 58 is less than 10 volts.
Tne inactive state is of arbitrary duration and is essentially ignored during a transmission sequence By utilizing a dedicated twisted pair of wires for data line 58, a bus arbitration technique and the data communication protocol, base band signals are transmitted between communication points without the need of extra modulating and demodulating devices. Of course, other communications channels such as power lines, radio channels, etc., could be utilized with appropriate modulating and demodulating devices. The use of an interactive data communication link allows a single communication point to be polled and interrogated without interfering with other communication points. However, other communication points can be actuated asynchronously to use the data line and send information on command from a remote user.
The protocol is based upon a modified form of a standard 1/3, 2/3 pulse-width modulated signaling lS technique. This modified pulse width modulated signaling technique is hereafter referred to as "modified ratio signaling".
Controller 50 is coupled to a plurality of transceiver decoders 56 via data line 58.
Controller 50 is utilized as the command controller that transmits load control information over the data communication link (including data line 58) to the remote transceiver decoders.
Controller 50 is also responsible for normal system maintenance, i.e., the controller interrogates the transceiver decoders in order to verify the state of their relays as well as transceiver decoder operation. This maintenance function is achieved through the same bi-directional communication link between transceiver decoders 56 and the controller 50. At the time when controller 50 is interrogating a particular transceiver decoder 56 for eicher specifying relay information or checking the status of transceiver decoder, individual polling is used. Individual polling refers to a transceiver decoder answering a specific question by controller 50 immediately upon receipt of the question. No other transceiver decoder 56 will be allowed to respond to a question directed to a particular transceiver decoder. This condition is defined to be transceiver decoder lock-out as will be further described.
Transceiver decoders 56 are capable of transmitting switch input information Erom a revote switch 68 coupled to a cwitchleg input thereof immediately upon its actuation by a user. In this mode, the transceiver decoder 56, to which the remote switch 68 is coupled, responds to a switch input on command of the remote user and does not wait for or require controller 50 to poll for information. This form of data line control is known as asynchronous access of the data communication link. Accessing the data communication link by this method eliminates the need for polling schemes that take much more tire and degrade system throughput. The throu4hput that is realizable by this asynchronous bus access is solely dependent on the current activity on the data link.
Therefore, if the data link is not being utilized by another transceiver decoder 56 found on the data bus, the transfer of information from the closure of a remote switch 68 will occur immediately from the particular transceiver decoder 56 to which the switch is connected to controller 50.
In summary, a transceiver decoder 56 will use data line 58 when there is information requested by controller 50 or it will use the data line asynchronously upon a switch input command at its remote control point. Information is transferred in a half duplex form of communication.
The data communication link can couple controller 50 with up to 1,024 transceiver decoders 56. This limitation results from the data bit stream format described hereafter.

~2~

Re-ferring now to FIGURE 2 there is shown a graphical representation of various hypothetical data waveforms describing the communication protocol.
E'IGURE 2A illustrates that a transmission sequence starts with the data line deemed "free for access or usage". The line free condition is an active (high impedance) state of the line and corresponds to a voltage between the two wires of data line 58 of from 10 to 30 volts. The communication point in need of gaining access of the data communication link sends a long interbLock gap (TBG) to grab the line. After the data line has been accessed, a preamble is sent so that the other communication points receiving the data will lock in on the data signal and establish the data rate. The regular IBG follows so that the system may be synchronized thereon. Then the data is transmitted serially as digital information comprising logic level 1' 5 and O's. Forty bits of information are transmitted during the data segment. The forty bits of information correspond to five bytes (eight bits/byte). An IBG follows the data block of forty bits and if more data needs to be sent, another forty bit data stream is sent and if there is no more data, then the line is released.
FIGURE 2B shows a data block of forty bits preceded by and followed by an interblock gap. Note that at the end of the final interblock gap, a line free condition exists wherein the line is returned to the active (high impedance state.
Referring now to FIGURE 3 there is shown a flow chart of the transmission sequence utilized by a transceiver decoder 56 to communicate with controller 50. In the "data line free" mode the data line is in a dormant state. It is not being used by any communication point. Protocol to deem the line as being in a free mode as opposed to being accessed is f achieved by timing out the inactivity of the data line in the active state for a minimum of three (3) bit periods T. Timeout can be 6-25 msec. depending upon whether phase lock is achieved. With phase lock, timeout can be as short as 6 msec. In the absence of phase lock, timeout automatically occurs at 25 msec.
If a signal is to be sent during this time out period for the line free protocol then the previous data rate just received is used to receive the next transmission sequence. It uses the last data rate established and does not expect to see a new preamble. When the line is free it is released for general access and any communication point can attempt to gain control of the line. Therefore, if the state of the data line remains active for a period of time, then the line will be deemed free of data and can be accessed by any communication point.
There are two types of IBG's, one for grabbing the line, and the second for delineation of data blocks within the data stream by an IBG between each block of forty bits of data. In order for a communication point to grab the data line, it accesses the line by forcing an initial IBG (long IBG). The duration of the IBG must be long enough to allow all devices maintained on the line time to set up for receiving the data stream that is to follow. Since the devices on the data line are sequential machines (microcomputers), it is necessary that this duration be a minimum of two msecs. so as to gain the attention of these machines. The duration of the IBG must be long enough so that any communication point will have time to compute before the IBG is recognized. The normal IBG is a minimum of three bit periods (3T) of the data rate. The IBG serves as a synchronizing signal to delineate the data blocks being transmitted. When a receiver is out of sync with the ~2~ 5 transmission, the IBG serves to justify the system and resync a receiver.
The preamble is sent only once during a transmission sequence independent of the number of the data blocks being transmitted. Preamble includes a minimum of four bits at the receiver, a weighted average is taken during each bit period from which the data rate is calculated and its logic threshold determined. The preamble is a sequence of 50 percent duty cycle pulses which a receiver utilizes in order Jo lock in the data rate (generally 350-4000 bits/second).
A data block includes 40 bits of information using modified ratio signalling for transmitting a series of logic l's and O's. The duration and decoding of each received bit is referenced to the previously received prcambl~. The d0coding of the logic levels are not determined by any present condition internal to a receiver. Any number of data blocks separated by IBG's may be transmitted during the time that a communication's point has control of the line.
As stated, the logic levels are transmitted using a modified ratio signalling scheme. The signalling scheme utilizes the active state of the data line or the exchange of information and clock.
The duration of the active state during the data block sequence is compared to the previously transmitted preamble which has been stored in memory. This comparison is used to determine the actual logic level being received. Since the data bit input is being referenced to a previous data input, i.e., preamble, it is said to be a ratioed reception. Therefore, common mode distortions caused by parametric shifts in the receiver electronics or in the data line cancel.
Since both preamble and data are coupled through data line 58 to a particular control point acting as a receiver, the elimination of parametric variations allow the use of a more simple receiver circuit than might normally be required since tolerances need not be very strict. The logic level thresholds of the received signals are calculated from the preamble.
Modified Ratio Signaling Referring back to FIGURE 2 and specifically to FIGURE 2(c), there is shown a signal diagram illustating the modified ratio signalling scheme and particularly illustrating the effective calculation of the minimum and maximum pulse width value and defining dead bands where no signals are permitted.
The receiver of a communication point has an initial band width of 4-5 Khz for receiving the preamble. After the preamble has been received and data logic thresholds have been calculated, the bandwidth of the receiver is narrowed to reject signals outside of that narrowed bandwidth. This bandwidth narrowing is achieved by a digitally simulated phase locked loop in each transceiver decoder 56, or controller 50. The rejection of signals outside the narrowed bandwidth is achieved by dynamically setting the bandwidth of filters in accordance with the preamble.
Logic levels are defined in terms of the percentage of a total bit period (T) where a bit period is defined to be two (2) times the period of the active state of the 50% duty cycle preamble signal (T50). The duration of the active state as a percentage of the total bit period that determines whether the logic 1 or the logic 0 is present. The preamble is defined to have a bit period of 50 percent of the total clock period (a fifty percent duty cycle signal) and this reference time is used as the basis for making all logic level decisions. As shown in FIGURE 2(c), the dead band corresponds to 12.5 percent of the total bit periodO The logic "1' and "0" levels are calculated as follows:-The total data bit period ~T)=2 x T50=100%5 (i.e., total duration of the active state).
Let the deadband = T50/4 = 12.5% of the duration ox the active state.
Then logic "1" level (threshold determination filtering is defined by:
T50 + deadband ' logic 1 T - deadband T50 T50/~ logic 1 ' T - T50/~
62.5~ ? logic 1 87.5%
Similarly, logic "O" level (threshold determination filtering) is defined by:
Deadband logic 0 T50 - deadband T50/4 loyic o 2 T50 - T50/~
12.5~ logic 0 37.5~
Since the data logic levels are determined only by the active state of the line, the inactive state is ignored and is used to provide a time needed by the microcomputer to compute. This period of the inactive state between bits is constant but cannot exceed two bit periods. Thus, it can not be mistaken for an IBG. A bit period IT) is defined as two active state preamble bits. Of course, regardless of the particular data bit, logic "1" and "0" interpretations are made with respect to the bit period established by the preamble received immediately prior to the data.
Information is only carried by the duration of the active state. The inactive state is the time between bits and its minimum duration is determined by the time needed to compute at the communication point acting as a receiver. The inactive state is approximately 160 microseconds in duration. The use of a constant inactive state duration while modulating the active state of the line for the transfer of information provides for a varying bit transfer rate.
A logic "0" bit period is approximately 1/3 less in duration than a logic 1 bit period. Therefore, a word transmitted with logic zeros will be txansmitted at a higher baud rate than a word with a logic ones. Thus it is possible to communicate with a central point faster than would be possible usins a conventional pulse width modulation scheme. Faster throughput is achieved by carrying information only on one state (active) of the data line while making the other state an "I don't care" state. In conventional pulse width schemes, the inactive state period is varied to maintain a fixed clocX rate. It taxes the same length of time to send eight "l"'s as it does to send eight "~"'s~ However, in this sytem eight "O"'s will be sent faster because the inactive state is not lengthened to maintain a constant clock rate.
Date Line Arbitration The communication link which is a bi-directional communication channel is able to arbitrate any data line contention without interfering with the current communication sequence. when two or more communication points access the data line for transmission of information there is a bus conflict.
This conflict is arbitrated so that there is no loss of information or interference with the current transmission. The arbitration of the data line is achieved either during the line access level or bit transmission level at the communication point. The flow of the arbitration logic is set forth in FIGURE 4.
Referring now to FIGURE 4 there is shown a flow chart of the data line arbitration protocol.
When a communication point has information to be transferred over the data line it must first access data line 58. Data line 58 must be in a free state (high impedence, active state) for the communication ~2g~

- 3~ -point to begin the transmission sequence. If the data line is currently being used by another communication point, the point desiring access automatically holds until the data line is d0emed free. During this holding perioa, the communications point is also receiving whatever data is being sent during the current transmission on the data line. The data held in the communications point needing to be transferred is stored and therefore not lost until the transfer of the information can take place. This stored data can be held indefinitely until the data line has been released and is deemed free for subsequent transmisslon.
Since the communication points consist of identical electronics and sequential logic, it is possible for two or more transmitting devices to be synchronized with each other. If two devices are synchronized, then they will attempt to access the data line at the same time and not realize that other devices are using it as well. To guard against multiple simultaneous transmissions interring with the integrity of the data being transferred over the data line, a bit level arbitration scheme has been developed.
The bit level arbitration flow charted in Figure 4 is achieved by reading the data line on a bit wise basis after driving the line to a particular state, i.e., the inactive or active state. If there is a discrepancy between the state desired and the actual state of the line as read, then that transmitting device will automatically realize the lineis in use and drop off the line into the hold data mode for subsequent transmission when the line is deemed free. The selection of the device driven off the line is achieved dynamically during the course of the transmission sequence and not by a predetermined priority and queing scheme. As two or more communications points transmit, the first bit of information that is different between the two devices will immediately resolve the bus conflict Since each communication point is uniquely addressable, having its own name, then there is quaranteed to be a sequence of bits during the course of the transmission that will differ. Therefore, there will only be one device left transmitting on the data line at the completion of this transmission sequence. During the arbitration of this information, no data is interfered with or garbled by this data line conflict since it is being achieved on a bit wise level.
The arbitration technique is dependent on the impedance levels of the active and inactive states of the data communications line. The inactive state, is the low impedance state of the line (e.g., the DC
resistance of the line in the inactive state is less than 50 ohms). The active state is a higher impedance (e.g., greater than 90 ohms). The impedance of data line 58 is relative to the driver circuit found on the communication point. When there is a conflict between two devices (where one is driving the line to the active state), while the other is driving the line to the inactive state, it is the latter that will win the bus. The device driving the line to the active state is driven off the line since the active state is of higher impedance and, therefore, yields to the low impedance state of the line. Thus/ during the bit level arbitration mode, the device that drives the line to the inactive state when the other devices are driving it to the active state, will gain full and uncontested access of the data line.
Performing this arbitration technique dynamically at the time of the actual transmission, provides the utmost in system throughput; i.e., the actual throughput is solely dependent upon the activity on the data communications line at any given time. Furthermore this also eliminates the need for lengthy polling techniques when information must immediately be transferred and processed upon demand.
The arbitration technique mazy also be used to freeze or hold the current status of the system without any loss o information. This may be desired during maintenance or downtime procedures. This freezing is achieved by holding the data line in the inactive state for an indefinite period of time so that maintenance procedures can be performed. Since the data line is being held in the inactive statel all information will be held at the communications point and, therefore, not be lost until the information can be effectively transferred.
There is a mode of operation during which controller 50, which is an overriding master device, holds an interactive uninterrupted data conversation with a transceiver decoder 56 (slave). During this interactive interchange of information to a particular transceiver decoder 56, no other transceiver decoder can contest the use of the data line. The other transceiver decoders 56 are said to be locked out and yield the data line to the control of controller 50.
This is achieved by defining a master device and slave devices in the system.
The determination of the master/slave relationship of the system components are built into each of the communication points, i.e., controller 50 is the master and the remote transceiver decoders 56 are the slaves. Controller 50 has overriding control of the data communication line such that it can interrupt, stop, or access data line 58 over any of 3~ the other slave devices.
The master/slave mode of operation is achieved through the line free determination logic on this logic the deeming of a line to be free has a different timeout period in masters ancl slaves. A
master device will have a shorter time out period (4 msec.), so that it can slip in and grab the line befoxe a slave device times out (slave time out is 6 msec.). Furthermore, the slave device may become a master upon command of the actual master device.
During an interactive conversation between controller 50, a master, and a transceiver decoder 56, a slave, control of data line 58 is automatically transferred to the slave device being accessed This transfer allows controller 50 to select or poll a specific transceiver decoder 56 without being endangered by a response from an arbitrary device transmitting data.
Therefore, the master device is capable of transferring the control of data line 58 to a specific slave device without any interference.
Transceiver decoder - hardware.
-Referring now to FIGURE 5, there is shown ageneral block diagram of a transceiver decoder 56.
Each transceiver decoder 56 is built around a single chip microcomputer 100, suitably a 3870, which performs all of the logic control functions of the transceiver decoder including the encoding of data from switch and analog sensor inputs for ultimate transmission to the central controller, and the interpretation and execution of instructions from the central controller. The address of each transceiver decoder 56 is jumper-selectable by an address selection bus 102 which sets a 10-bit binary word giving each transceiver decoder an address from "0"
to "1023". A switchleg jumper 104 allows the user to select the type of switchleg (momentary or maintain) 68 to be coupled to microcomputer 100 of transceiver decoder 56 through a plurality of switchleg inputs l A data input and output circuit 108 couples the data line (data llne 58) to microcomputer 100. Data input and output circuit 108 includes optoisolators for providing an isolated differential data input and output for enhancing noise immunity against electromagnetically coupled noise sources. As previously stated, the data communications link is bi-directional. An analog sensor section 110 allows the coupling to a transceiver decoder 56 of up to eight analog sensors (temperature, light sensors, snow, ice, humidity, wind, smoke, etc.) using an 8-channel analog multiplexer and a dual-slope A/D converter. The analog sensors are of the variable impedance type and are represented by transducer 112 in the Figure (analogous to light sensor 70 shown in FIGURE l)o These analog sensors can be polled by controller 50 and in response to such polling, send data via their associated transceiver decoder 56 through data line 58 to the controller providing information related to ambient lights, temperature conditions, etc. for initiating an appropriate response to such conditions.
The use of analog sensors and switches renders ihe system "condition responsive". The time dependent scheduling of relays of selected sectors responding to a pattern of relay states illustrates the use of time as a condition. However, the system can also be condition responsive through its switchleg inputs and analog sensor inputs. Analog sensor section 110 (see FIGURE 5) provides connection for up to eight (8) analog sensors, to devices providing a range of impedances or voltages responsive to ambient conditions such as light level, temperature, humidity, etc. Controller 50 can poll (interrogate) these sensors periodically and issue programmed commands in response to their status. There are also available on the commercial market switch type sensors. Such sensors detect thresholds of temperature, light, humidity, etc. and close switch contacts when their predetermined threshold is exceededO 'rhese switch type sensors can be treated as substitutes for switches 68 coupled to the switchleg inputs ox a transceiver decodex 56. The response to the actuation of a switchleg is defined by the user regardless of the particular device utilized to close the contacts of the switchleg. Thus a smoke detector having a switch-type output can be coupled to a switchleg of a transceiver decoder 56 and programmed to activate a specific lighting pattern for an emergency sector.
Watchdog reset circuit 120 provides reset and preset capability for transceiver decoder 56, when microcomputer 100 is operating normaliy, i.e., sequencing through its instructions beginning at i-ts base (zero) address and proper sequence of instructions it sends a STROBE signal to watchdog reset circuit 120. Whenever the STROVE signal ceases, watchdog reset 120 senses that microcomputer 100 is malfunctioning. Either it has lost a bit and is executing an improper instruction or it has locked into a loop and is not following its proper sequence of instructions. Watchdog reset circuit 120, in response, sends a RESET signal to microcomputer 100 forcing it back to its zero address to begin its instruction sequence again. Watchdog reset circuit 120 also includes a preset switch for giving a use the ability to override a transceiver decoder 56 by turning on all relays. The present switch would be utilized in the event of a data line 58 or controller 50 failure and permits circuit breaker control of all relays without the present necessity of hard wiring changes.

Microcomputer 100 is clocked by an external clock crystal 114.
Commands to specific loads i.ssue from microcomputer 100 through drive matrix lines 124 and are coupled to a bank of relay drivers 126 for activating individual relays associated one with each specific load The general block diagram shown in FIGURE 1 shows several transceiver decoders 56 coupled along data line 58 serving as the bi-directional data link Transceiver decoders 56 are individually addressable and are utilized to directly control relays specified on command of controller 50.
The system is a closed loop wherein controller 50 can interrogate the status of the remote transceiver decoder 56. This status information can be the current relay pattern in force such that justification of system activity can be made and verified. A command from controller 50 can either initiate load actuation or be in a responsive mode for interrogation and self-diagnosis. Data sent to controller 50 from a transceiver decode 56 can either be in response to an interrogation command from the controller or it can be asynchronously sent in response to a remote user input, such as the activation of a switchleg by a switch 68 or a condition responsive device coupled to a switchleg input. Since there is no critical system timing, a user can actuate an input to a transceiver decoder 56 at any time When an input is recognized, the appropriate information is transmitted to controller 50 which in turn decodes the switchleg signal and sends the appropriate command to actuate the proper relays and loads.
The transfer of data between controlled 56 and a transceiver decoder 56 is achieved over data ~2~

line 58. Data is transmitted in a sexial fashion as described in great detail above.
Data Stream Pormat Referring to FIGURE 6, there is shown a diagrammatic representation of the format of the data stream. FIGURE 6(a) shows a transmission block of 40-bits (5-bytes) including multiple fields. The data stream includes a function word, an address word, a data field zero, a data field l and an error check work. A word refers to one byte of 8 bits of binary information.
The first byte of the 40-bit data stream is the function word. Three bits called FO, Fl and F2, shown in FIGURE 6(a), comprise the binary pattern that is used to dynamically set the type of transmission sequence. Since the decoding of this function word is critical to the accurate txansfer of data, it is complementary-redundant bit-wise error-checked. The error checking for the function bits is in the three bits following FO, Fl and F2 called FO, Fl and F~.
Before the data is decoded7 the function words are error-checked for accuracy. These six bits are exclusively OR'ed together in the appropriate bit positions such that valid data exist when they differ in logic level in each bit position. This will produce a logic one in the exclusively OR'ed section indicating that data is valid.
'rhe function word is present in all data transfers between the controller 50 and a transceiver decoder 56. The three bits provided in the function Ford provide a binary number from O through 7 which indicates one of eight possible modes. Modes O
through 4 indicate that the data stream was transmitted by controller 50. Modes 5 through 7 indicate that the transmission emanated from a remote transceiver decoder 56. Table 1 summarizes the 2~

different modes specified in the function word. In general, the function word specifies the type of data being transferred and the data security which affects the system throughput.
TABLE l FUNCTION WORD - TRANSMITTED BY CENTRAL CONTROLLER

2 l O
0 0 0 Mode 0 - Install Specified Relay States in Data Fields 0 and l 0 0 0 Mode l - First Transmission of Relay States in Data Fields 0 and l 0 1 0 Mode 2 - Second Transmission of Complementary Relay States in Mode l Mode 3 Interactive Data Verif.i-cation l 0 0 Mode 4 - Data Interrogation Mode-Use auxiliary Function Word in Data Field 0) F2 Fl Fo l 0 l Mode 5 - Current Relay States in Data Fields 0 and l 1 l 0 .Mode 6 - Remote User Activated Switchleg 1 1 l Mode 7 I- Data Type E'ound in Data Field 0 - Analog Sensor Data - Transceiver Decoder 56 Status for Testing (Secondary Auxiliary Function Word in Data Field 0) Continuing to refer to FIGURE 6(a), the - ~3 -address of the transceiver decoder 56 includes 10 binary bits which provide 1024 unique addresses that exist on a single data communication l:ine. The high order address bits, A8 and A9, exist in the least two significant bits of the function word. The remaining address bits, A0 to A7, are contained in the second byte of the transmission block, the address word.
The type of data that is contained in data field 0, which is the third byte of the transmission block, is specified in the function word. For modes 0 to 3, data fields 0 and 1 contain the appropriate loading pattern for 16 relays specified by controller 50. In mode 4 (see Table 1) data field 0 contains an auxiliary function word which is decoded similarly to the function word of the first transmission byte. Each auxiliary function word includes a lower and upper order nibble of 4 bits each. The lower order nibble of the auxiliary function word, (see FIGURE 6(b), ~0 - f3, specifies the particular flag which must be decoded. The higher order nibble, f0 f3, consists of the complementary redundant bits of the auxiliary function word which is used for error checking. These bits are exclusively OR'ed with the auxiliary flag to determine their validity. Table 2 is a summary of the auxiliary function words.

,~

2~ii AUXILIARY FUNCTION WORD TABLE FOR MODE
decoded in Data Field 0 Transmitted by Central Controllerj 5 f3 ~2 fl ~0 0 0 0 0 Individual relay override, force to OPEN state. Relay number in data field 1.
0 0 0 1 - Individual relay override, force to CLOSE stateO
0 0 1 0 - Acknowledge of valid loading pattern - Mode 3 response (see Table 1) 0 0 1 1 - Negative acknowledge indication of erroneous relay pattern data, Mode 3 response .
0 1 0 0 - Interrogate current status of relays. NOTE - Does not over -ride pending switchleg request.
0 1 0 1 - Reserved for future use.
0 1 1 0 - Interrogate system status used in debugging. Does not over-ride pending switchleg request.
0 1 1 1 - Reserved for future use 1 0 0 0 - Request for analog sensor reading whose sensor address is in data field 1.
1 0 0 1 - Interrogate relay status -overrides any pending switchleg request.
1 0 1 0 - Interrogate current system status - override any pending switchleg request.

1 1 1 1 Not Used.

~2~

odes 5 and 6 see Table 1) are transmitted by transceiver decoder 56. Data fields O and 1 contain either the current state of the relays or the activated switchlegs of the remote user.
Referring now to FIGURE 6(c) mode 7 is also sent by the transceiver decoder 56 and indicates, in the high order nibble oE data field 0, a second set of auxiliary function words sfO and sfl specifying the type of data found in data field 1 and in the low order nibble of data field 0. This second auxiliary function word is used to send the analog sensor reading as well as information used in testing the transceiver decoder 56. Table 3 summarizes this second auxiliary function word.

SECOND ~UXILIAR~ FUNCTION WORD
Sfl SfO
O 1 - System status contained in low nibble of data field O and in data field 1.
1 0 - Analog Data enclosed in data field 1 - addressed in low nibble of data field 0.
The fifth and last byte of the transmission block (see FIGURE 6(a) is the parity error check word. This generates even parity for every four bits of data of the previous four bytes of the transmission block. Before any action is taken by transceiver decoder 56, a parity check on the previous bytes is performed with the error check word to determine the validity of the transmission block. If an error is detected, no action will occur and the transceiver decoder will continue its normal activity and wait for a new command from the controller 50, or remote user input.

~2~

Mode O is the binary bit patt:ern 000 shown in Table 1. This is the fastest mode providing the highest degree of system throughput. This mode, sent by the controller 50, informs a transceiver decoder 56 that load control data is contained in data fields O
and 1. Transceiver decoder 56, upon receipt of this data block, perorms an address and error cheek using the error check word and immediately installs the specified states of relays 60.
Modes 1 and 2 provide a higher level of data security at a reduced system throughput than mode 0.
Mode 1 indicates to transceiver decoder 56 that load control information is contained in data fields O
and 1, as in mode 0. However, no action occurs until after a second transmission, mode 2, which must follow immediatrely. The mode 2 transmission consists of complementary redundant }oad control information in data fields O and 1. After the reception of mode 2, data fields O and 1 of mode 1 and mode 2 are exclusively OR'ed together to insure that each appropriate bit position differs in logic level indicating valid data before actuation occurs. If the transmission is made out of sequence, that is, mode 2 before mode 1, or if the data field bits agree in logic level, then an error condition is said to exist and no action by the transceiver decoder will take place.
Mode 3 is an interactive sequence of data transfer to and from transceiver decoder 56. It provides the highest degree of data security at the slowest system throughput. The sequence of events in this communication scheme are in the following order.
a. Controller 50 specifies load control information in data fields O and 1 as in mode 0.
b. Transceiver decoder 56 performs an address and error check on this transmission block and immediately responds by transmitting the load control information from data fields 0 and 1 back to controller 50O
c. Controller 50, upon receipt of this data, verifies that the loading pattern is correct and then lmmediately transmits a positive acknowledge so that load actuation can take place. If controller 50 receives conflicting load control data, it will issue a negative acknowledge signal indicating to transceiver decoder 56 to abort the transmission sequence.
d. Transceiver decoder 56, upon receiving a positive acknowledgement, will then install the specified loading pattern. If at any time the transmission of this information is out of sequence or a negative acknowledgment is received, transceiver decoder 56 will abort this operation.
Mode specifies a particular task to be performed which may require a response by the transceiver decoder 56 to controller 50. The mode 4 task is described in Table 2 and is specified in data 5 field 0.
The state of an individual relay can be modified by controller 50 without affecting the other loads connected to a transceiver decoder 56.
Controller 50 can also request a reading of an analog sensor whose address appears in data field 1.
Controller 50 can interrogate the status of the loads controlled by transceiver decoder 56.
Mode 5 is transmitted by transceiver decoder 56 and contains the current state of the relays in force in response to a read request from controller 50.

I, l .g In mode 6, the state of an activated switchleg is transmitted to controller 50 by transceiver decoder 56. A switchleg 68 i5 activated by a user and indicates whether the position is on or off.
Mode 7 contains status information requested by controller 50. Transceiver decoder 56 responds in this mode for the following two cases:
a. Analog Sensor Reading An analog sensor (such as transducer 112 shown in FIGURE 5) whose address is in the low order nibble of data field 0 is supplied in data field 1. This is only sent back to controller 50 after it has requested the analog sensor reading.
b. System Inquiry Mode This mode is used or testing and debugging transceiver decoder 56. When controller 50 asks for system status, the low order nibble of data field 0 will contain the condition of several user selectable jumpers. Data field 1 will contain the value of the data rate counter used in determining the logic level inputs from data line.
Up to eight switches 68 can be connected to switchleg input circuit 106 of transceiver decoder 56 providing programmable remote user inputs to controller 50. Switches 68 can be either maintain or momentary type. The type of switchleg is determined at the time of installation by a jumper selection at switchleg jumper 104 (see FIGURE 5). When momentary switches are selected, transceiver decoder 56 will only transmit data indicating the state or direction of the contact when there is a MAKE condition or on positive action only. For the maintain switches, transmission to controller 50 will occur on a WAKE or BREAK condition, i.e., whenever the switchleg changes state. Switchleg actuation is achieved asynchronously and independently of any activity of controller 50 and other transceiver decoder 56 connected with data line 58. This independence allows each transceiver decoder 56 to function without any critical system timing and thereby reduces system comp:Lexity and its susceptibility to erroneous action while increasing system throughput. Activation of a switchleg input by the closure of a switch 68 asynchronously causes a signal to be sent to controller 50 requesting an override instruction for a particular relay 60 and its associated load. If controller 50 has been programmed to respond to the activation ox switch 68, a command will be sent to the transceiver decoder 56 associated with the relay requiring activation.
Transceiver decoder 56 contains filtering and debouncing logic for eliminating multiple switchleg actuations and for rejecting errors caused by noise. Switchleg inputs are read at 80 msec intervals and require that the user enable a switch for at least 100 msec to guarantee a true reading.
When a switch 68 is activated by a remote user, a switchleg output word is formed in data fields 0 and 1 of a transmitter buffer in transceiver decoder 56. The switchleg word is then transmitted to controller 50 as soon as the data line is deemed free. Data field 0 will contain the particular switchlegs that have been activated and data field 1 contain the desired state. The bit positions that are set in data field 0 indicate which switchlegs were activated by the remote user. The corresponding bit positions in data field 1 indicate the state of the activated switch 68 (on or off). For example, referring to FIGURES 6(d) and 6(e), if switching 6 has been activated, then data bit 6 will contain a 1 in data fields 0 and the corresponding bit position in data field 1 will contain the state of the switchleg (logic 1 for on and logic 0 for off If data line 58 is in use, transceiver decoder 56 will standby, latching the switchleg request until the information can be sent. I~erefore, the switchleg actuation is not lost and does not require multiple actuations by the user. If while transceiver decoder 56 is standing by another switchleg is activated or if multiple switchleg inputs occur at the same time or if the same switchleg is reactivated, then all the inputs will be added to the current switchleg output word waiting to be sent to controller 50. All inputs are latched and provide "N-key rollover" insuring accurate readings even if multiple switches are simultaneously actuated. Thic will guarantee that no data is lost due to the interaction of the other devices.
The transmission of the switchleg data occurs asynchronously with controller 50. This eliminates the need for slow polling methods. The throughput is therefore a function of the current activity on the data bus.
FIGURES 7-17 detail the specific circuitry and logic functions performed by transceiver decoder 56. The heart of each transceiver decoder 56 is a 3870 single chip microcomputer 100 which contains a 2K TOM program providing all required logic functions.
Transceiver Decoder Microcomputer-~onnections Microcomputer 100 is a general purpose microcomputer that is transformed into a special purpose microcomputer by its particular program burned into read only memory (ROM). All logic functions of transceiver decoder 56 are carried out by microcomputer 100. Signal or pin names as used r-throughout this specification can be correlated to those shown on FIGURE 7.
Referring now to FIGURE 7, there it shown a detailed signal and pin assignment for microcomputer 100. The address bus includes pins 3-6, 19-16, and 33-32, respective]y. Serial input data from data line 58 is coupled into SID on pin 38. Serial output data to data line 58 is coupled from SOD pin 26. The digital signal representing the status of the analog sensors coupled to analog sensox section 110 (see FIGURE 6) is coupled into ANINP
pin 27. Selection of particular banks of relay drivers is made by signals on a relay bank selection bus including RESEL0...RESÆL7 at pins 8-15 respectively. Particular relay drivers within each bank are selected by MD0~MD7 at pins 37-34 and 22-25 respectively. Switchleg inputs 106 are multiplexed onto the MD0-MD7 lines.
Referring now to FIGURE 8, there is shown a schematic diagram of data input and output circuit 108.
Tra ceiver Decoder Data I/O
Data input and output circuit 108 provides isolation between data line 58 and microcomputer 100~ Specifically, isolation from data line 58 to input SID (pin 38 of microcomputer 100) is provided by an optoisolator 150. Isolation from the data output SOD (pin 26 of microcomputer 100) to data line 58 is provided by a second optoisolator 152. All circuitry from the data line side of optoisolators 150 and 152 to data line 58 are powered by an isolated power supply providing voltages +P and -P.
Data is coupled to and from data input and output circuit 108 via a fusable link 154. A high impedance is provided to the data line by a series resistor 160 in the data path. A small amount of filtexing is provided by a capacitor 158 across the data line. Only minimal filtering is required because the primary filtering is handled by digital signal processing techniques within microcomputer 100. A
zener diode 162 establishes a 10 volt threshold level for decoding the logic levels of received dataO This threshold provides a certain measure of noise immunity.
The normal state of data line 58 is active (high impedance) when the line is free. This corresponds to a voltage level of greater than 10 volts between the two wires of the twisted pair forming data line 58 in accordance with the definition of the active state and the detailed discussion of the communication link A voltage of greater than 10 volts at data line 58 effectively turns on transistor 164 which turns off transistor 166 and maintains optoisolator 150 in an off condition. since the normal condition is low power, there is very little stress on optoisolator 150, enhancing system reliability. When optoisolator 150 is off, the collector of transistor 170 is pulled up to five volts by a resistor 173 coupled thereto. Because amplifier 172 is an inverting amplifier, a logic level zero will appear at the data input SID for coupling into pin 38 of microcomputer 100. In summary, the normal, active state of the data line (data line 58) impresses a logic level zero on the SID input of microcomputer 100.
When data line 58 is driven by controller 50 or another transceiver decoder 56 to a voltage level of less than 10 volts between the wires of the twisted pair, zener diode 162 blocks current to transistor 164 causing it to be in the cut off state.
Transistor 164 then turns on transistor 166 which causes optoisolator 150 to turn on (current through diode 168). The turning on of optoisolator 150 causes transistor 170 to turn on thereby establishing a zero level at the input of amplifier 172 and a logic level one to appear at the data input 5ID of microcomputer 100. Thus, when the data line is driven to an inactive state (low impedance) a logic level "1"
will appear at the data input SID of m:icrocomputer 100.
hen microcomputer 100 of a transceiver decoder 56 wants to drive the data line (data line 58) it must bring the data line to an inactive (low impedance) state. No transceiver decoder 56 is capable of sourcing current onto the line, but rather drives the data line 58 to a lower impedance state thereby impressing a signal upon it. Only controller 50 sources current onto data line 58.
There are two states defined for the data line: a high impedance state (greater than 90 ohms) wherein the voltage level between the wires of data line 58 exceeds 10 volts and a low impedance state (less than 50 ohms) wherein the voltage level between the wires of the twisted pair is less than 10 volts. This impedance level difference allows the use of bus arbitration. In order to drive the data line, a transceiver decoder 56 must drive the data line to a low impedance condition. A logic level "0" appearing at the output data line SOD of microcomputer 100 will turn on an LED 174 within optoisolator 152.
Optoisolator 152 includes a photo-transistor 176 which is turned on by the conduction of LED 174 thereby supplying current from the isolated power supply to the output drive transistor 178. Turning on transistor 178 across the data line sinks enough current so that the voltage level between the wires of data line 58 falls to less than 10 volts and the impedance between the wires drops below 50 ohms.
Current is sunk through fusable link 154. If transistor 178 fails so as to present a low impedance between its collector and emitter, data line 58 is effectively shorted. By virtue of data line 58 being held in a low impedance state for an abnormal length of time, controller S0 detects a malfunction and responds by sending a pulse of approximately one amp down data line 58. This pulse is designed to blow fusable link 154 of the malfunctioned transceiver decoder 56 thereby severing that particular transceiver decoder from data line 58. This detection and subsequent response by attempting to blow fusible link 154 on a malfunctioning transceiver decoder 56 constitutes the self clearing mode of the transceiver decoder operation.
As stated, optoisolators 150 and 152 and an isolated power supply provide isolation between microcomputer 100 and the data line. This isolation helps to maintain the integrity of data line 58 and provides noise immunity. Data line 58 runs throughout the entire system and is quite long. It is possible for noise to be coupled into data line 58 from various electrical sources. Even if the line were brought to a level of 1,000 volts with respect to earth ground, isolation prevents this higher voltage level on data line 58 from affecting either controller 50 or microcomputer 100. Both controller 50 and microcomputer 100 will sti]l be able to distinguish active and inactive data levels by sensing the differential voltage between the wires of data line 58.
By using a twisted pair for data line 58, common mode rejection is enhanced. A property of twisted pair is that in the presence of a strong magnetic field, signals coupled into one wire of the twisted pair will also be coupled into the other wire. Common mode noise is therefore rejected on input and output circuit 108 and only the differential signal between the wires of data line 58 is amplified and decoded. If one wire of the twisted paix of data line 58 were referenced to ground, this would not be possible.
Analog Sensor Section S Xeferring now to FIGURE 9 there is shown a more detailed diagram of analog sensor section 110 of a transceiver decoder 56. Analog sensor section 110 accommodates up to eight analog inputs for coupling to analog devices such as photocells and thermistorsn These analog inputs are periodically interrogated by controller 50 to determine the ambient conditions that exist at a remote control point. Light and temperature levels can be read by connecting the appropriate sensors to analog sensor section 110.
One of eight analog inputs is selected by a multiplexer 200 having sensor select inputs multiplexed onto the MDO, MDl, and MD2 outputs (pins 37, 36, and 35) of microcomputer 100. Utilizing these three sensor select bits, multiplexer 200 is able to select one of eight sensor input circuits 202. A representative sensor input circuit 202 is shown coupled to the AIo input of multipLexer 200. The output of multiplexer 200 is coupled through an isolation amplifier 204, suitable a voltage follower circuit utilizing an operational amplifier, to an analog to digital converter 206.
Analog to digital converter 206 is suitable a dual slope A/D converter having a maximum conversion cycle time of 22 milliseconds. The output of analog to digital converter 206 is coupled to the ANINP input (pin 27) ox microcomputer 100. Ramp control of analog to digital converter 206 is coupled to the ANCNTL
output (pin 28~ of microcomputer 100.
Watchdog Reset Referring now to FI&URE 10 there is shown a detailed schematic diagram of Watchdog reset circuit 120~ Because transceiver decoder 56 is based upon a single chip microcomputer 100, it operates as a sequential machine executing a sequence of instructions In its normal power-up mode, the microcomputer must periodically reset itself in order to justify its operation back to its zero address. In addition, the sequence of instructions to be executed depends upon values stored within internal registers such as its program counter. Due to the presence of noise, it is possible for internal registers to drop a bit of data in such a manner that the data bit loss would cause microcomputer 100 to execute an improper instruction, an out of sequence instruction, or execute on data rather than the appropriate instruction. It is possible for microcomputer 100 to be forced into an operating loop which effectively latches the entire hoard and prevents it from responding to any command from external sources In addition it is advantageous to provide the capability to override the system at a transceiver decoder 56 in the event of a controller 50 or data line 58 failure.
Watchdog reset circuit 120 provides a source of periodic reset pulses for justifying the operation of microcomputer 100 to its zero address for the start of each of its normal cycles through its address sequence. In addition, watchdog reset circuit 120 provides reset pulses to justify microcomputer 100 after a dropped data bit has caused it to stray from its normal sequence of operation. In addition, an emergency override switch 221 provides a present signal for causing all relays to be turned on regardless of signals on data line 58. Operating in such a present mode effectively returns all relays associated with the preset transceiver decoder 56 to circuit breaker control.
In the absence of a STROBE signal from microcomputer 100, watchdog reset circuit 120 provides RESET pulses to the microcomputer every 240 milliseconds. Thus, in the absence of a STROBE pulse from microcomputer 100, the microcomputer would be returned to its zero address every 240 milliseconds when a pulse is received at its resent input. I'he time period between reset pulses is controlled by the RC time constant associated with a resistor 224 and a capacitor 226. When allowed to charge, in the absence of a STROBE pulse, capacitor 226 charges through resistor 224 to a predetermined voltage level, typically 2.5 volts. When capacitor 226 is permitted to charge, it trips a Schmitt trigger 227 having an inverting output coupled to the reset input line of microcomputer 100. Once activated by a RESET signal, microcomputer 100 executes the instruction at its z.ero address location as if it were being powered up fox the first time.
When microcomputer 100 is functioniny normally and executing its instructions in proper sequence, it clears the charge from capacitor 226 by coupling a STROBE signal through inverting amplifiers 220 and 222 to capacitor 226. When microcomputer 100 is operating properly, a STROBE of approximtely 4 microseconds appears every 25 milliseconds. These STROBE pulses, 25 milliseconds apart, clear the voltage from capacitor 226 before Schmitt trigger 227 can be triggered, thus inhibiting RESET pulses from watchdog reset circuit in the absence of STROBE pulses from microcomputer 100, a feedback loop formed by a diode 230 and resistor 232 cause a periodic pulse signal to appear on the RESET
line. In essence, the STROBE can be thought of as the heart beat of microcomputer 100~ Until that heart beat is sensed, the RESET line will continue to pulse the microprocessor until the computer is operating properly and the STROBE is found.
When controller 50 fails or data line 58 is severed, no data can be transferred to the relays associated with a transceiver decoder 56. Therefore means are provided for overriding data line control of relays. The activation of present switch 221 provides a signal forcing all relays on thereby returning them to circuit breaker control without the necessity for hard wiring them around a transceiver decoder 56.
This provides an emergency bacXup for a controller 50 or data line 58 failure.
Present switch 221, when activated, provides a pulse on the RESET line. When microcomputer 100 senses a R~5ET pulse, it reads the PRESET input line.
The PRESET input line is coupled through inverter 234 to preset switch 221. The activation of switch 221 effectively grounds the input of inverter 234 thereby providing a logic level 1 at its output. l'hat logic level 1 at the output of inverter 234 appears on the present line simultaneously with the appearance of a RESET pulse on the reset line. Switch 221 is AC
coupled by a capacitor 228 to the RESET line. AC
coupling insures that the RESET line will pulse while the PRESET line stays at DC. This insures that when microcomputer 100 responds to a reset pulse, it will read the PRESET as being at a logic level 1 and know that it should go into a PRESET state and force all relays on.
Switchle~ Input Referring now to FIGURE 11, there is shown a detailed schematic diagram of switchleg input circuit 106 and switchleg jumper circuit 104. Each transceiver decoder 56 includes switchleg inputs for up to eight remote switches 68. By the coupling or decoupling of a switchleg jumper 250, switchleg jumper circuit 104 appropriately instructs microcomputer 100 so that either momentary or maintained type switches can be used. There are 16 inputs labeled l-red...8-red, l-black..O~-black. Each of the red inputs is coupled through a resistnr 252-0..~252-7 to one input of a NAND gate 254-0...254 7 respectively. The outputs of RAND gates 254 are coupled respectively to the MDO...MD7 :input lines of microcomputer 100. The other inputs of NAND gates 254 are tied together and coupled to the CCSEL #2 input of microcomputer 100. Similarly, the eight black switch inputs are respectively coupled through resistors 256-0...256-7 to one input each of NAND
gates 258-0...258-7 respectively. The respective output lines of RAND gates 258 are also coupled to the MDO..~MD7 inputs of microcomputer 100. The second inputs of MAND gates 258 are tied together and are coupled to the CCTYPE/CCSEL #l input of microcomputer 100~ The output of switchleg jumper circuit 104 is also coupled to the CCTYPE/CCSEL #l input of microcomputer 100.
The switchleg voltage VSL is 20-40 volts generated in a switchleg power supply (not shown).
The combination of resistors 266 and 26~ coupled into each of gates 254 and 258 provide appropriate voltage levels to operate the gates so as to provide a 3.5-5 volt output for coupling into standard TTL logic entering microcomputer 100. when jumper 250 is removed from jumper circuit 104, the input of an amplifier 262 is pulled up to a 5 volt level by the action of a resistor 264 in series with a diode. This forces the inverted output of amplifier 262 and the cormected CCTYPE/CCSEL #1 input at pin 29 of microcomputer 100 to a logic level 0. With pin 2g of microcomputer 100 at a logic zero, switchleg input circuit 106 is set for the use of maintain switches, that is switches which maintain contact between their poles rather than making a momentary contact and returning to an open normal condition immediately thereafter my forcing pin 29 of microcomputer 100 to a saturated logic level zero state, it is impossible to drive that input line high and thus, one input to each of gates 258 will be a logic level zero disabling gates 258 since they are not used with maintain switches.
The maintain mode switches will be coupled to the eight red inputs coupled to gates 254. Again, a maintain mode switch maintains contact closure until the contact is opened. Using maintain mode switches, coupled to the eight red inputs, if a switch is open, the red input line is pulled up to switchleg voltage VSL which is between 20 and 40 volts depending upon voltage variations and loading. A voltaye of 20-~0 volts is utilized so that there will be sufficient voltage to prevent the mechanical contacts of the switches from building up an oxide layer thereby rendering the switch unreliable. Also, the use of a voltage between 20 and 40 volts, as opposed to using logic level voltage, allows the switchleg to be somewhat remote from the transceiver decoder 56. With the IR loses associated in long wires, a logic level signal would require that the switches be only a short distance from the transceiver decoder 56. With voltage VSL applied, the switchleg voltages are divided through resistors 266, 252 and 268. This voltage division provides a standard TTL logic level of 3.5-5 volts.
In order to utilize momentary type switches, jumper 250 is inserted in switchleg jumper circuit 104 thereby forcing the output of amplifier 2~2 to a logic level 1. Thus, gates 258-0...258-7 become operable and momentary type switches or contact closures can be coupled between the corresponding red and black inputs for a particular switch member.
Microcomputer 100 at intervals of from 75 to ~0 milliseconds reads (polls) the switchlegs connected to its MD0-MD7 inputs at its pins 37 25 respectively. This reading operation is done without any command from any other devices connected to its data Lines. This reading is under the logic control of microcomputer 100. It is done independently and on its own, and in accordance with its internal clock.
Essentially, microcomputer 100 is a sequential machine which operates through its various states to do specific tasks. Even though it is continuously interrogating the switchlegs to determine their status, it is not continuously sending that data back to controller 50. The only time a switchleg 68 requires action is when there is a change in its state. That is, when i-ts state is different from the previous reading of it 75 to 80 milliseconds before.
For example, assuming a switch 68 is coupled to switchleg input 1, the input of NAND gate 25~-0 will be allowed to pull up to a plus voltage thereby enabling the gate. When a switchleg is interrogated or polled by microcomputer 100, a high voltage appears on the output of gate 254. A TTL gate is used where output is of the open collector variety. It will either saturate and stick the line at a logic zero or be in a high impedance state. Therefore, the driving of the line to a logic level 1 is performed on internal pull-up devices or in this case by resistors located internal to the microcomputer 100.
Once a transition has been made from an open switch state to a closed switch state or from a closed switch state to an open switch state a change in disposition of the switch from the prior reading about 80 milliseconds ago takes place. A series of readings then follows in order to prevent an erroneous reading. To guard against erroneous readings, 10 readings are successively made and they must all have the same reading for a switch to be accepted as a closure or as a change o-f state. Once the change of state has been verified, the microcomputer 100 will attempt to access the data line in order to transmit this information to controller 50.
In the case of a momentary type switch only the positive action of temporarily closing the switch is meaningful. Contact is made and then broken.
However the breaking of contact is not acted upon.
Momentary type switch connections can be used for photo relays and other types of condition responsive devices having a switch-like trigger mechanism coupled to a switchleg input as well as for momentary type switches By using momentary type switches you can connect the off stage of the switch to different switch numbers to provide increased flexibility for the system.
Relay Drl rs Referring now to FIGURE 12 there is shown a detailed schematic diagram of relay drivers 126 coupled to their drive matrix lines 124. Transceiver decoder 56 includes a bank of 32 relay drivers organized into an upper bank of 16 relay drivers and a lower bank of 16 relay drivers. Each relay is associated with two gates 300 and two amplifier drivers 302. In the upper bank the gates are numbered 300-1...300-16 and the inverting amplifiers are numbered 302-1...302-16. In the lower bank the gates are numbered 300-17...300-64 and the amplifer drivers are numbered 302-17...302-32. In both the upper and lower banks, the gate/amplifier combinations are wired in groups of eight to control four relays) with one gate input commonly connected. Pins 8-15 of microcomputer 100 are relay bank select signals c RLSEL0...RLSEL7 respectively and are coupled to the common input of each group of gates/amplifiers. Data bus lines MDO...MD7,on pins 37 25 of microcomputer 100 are connected one each to each of the gates/amplifiexs of each group. Thus, a particular relay bank select signal coupled with a specific address line defines only one relay including two gates 300 and two amplifier drivers 302. When using all 32 relays, transceiver decoder 56 is assigned two consecutive addresses, the first being an even address and the second being the odd address immediately following the even address.
Microcomputer 100 responds to the even and odd address coding wherein the least significant figure is in essence a "don't care" bit. The particular transceiver decoder 56 addressed will respond to either of these addresses. The upper bank of relay drivers will respond to the even address and the lower bank of relay drivers will respond to the odd address. Each of amplifier drivers 302 includes a Darlington pair (open collector) of transistors for directly driving a relay. It further includes a transient protection diode to protect from inductive load kick-back from a relay that has been triggered.
The relays are standard latching type relays having three wires, one red and one black and one blue. The red and black wires of the relay connect to a pair of adjacent amplifier drivers 302. A pulse on the black wire forces the relay into an open state and a pulse on the red wire forces the relay into a closed state.
The blue wire is the common and is coupled to a power supply. To drive the relay to either of its bi-stable states (open or closed) the red or blacX
wire is grounded by an enabling pulse from amplifier driver 302.
As stated, each group of four relays is coupled to a relay bank select signal (one of pins 8-15 of microcomputer 100). Enabling a given bank select signal enables up to four relays.
However, due to excessive loading on the semiconductors in the relay drivers, only two relays in a bank are activated at the same time. Data appearing on data lines MD0...MD7 specify the particular state for each relay winding when a relay becomes energized. After the data is stable on lines MD0...MD7, a bank select signal activates a particular bank. Relays are pulsed in groups of two and microcomputer 100 cycles through the entire bank of relays repeatedly. It takes 25 milliseconds to pulse a single relay winding and two such windings are activated at the same time. After a period of 200 milliseconds 16 relays have been pulsed. However, because of mechanical shifts in the properties of the relays, I armature displacements, etc., a particular relay may not be pulsed on or off as desired. Therefore, each relay is pulsed three times so that in case it does not change state on the first pulse it will probably change state on either the second or third pulses. Three full cycles require 600 milliseconds so that an entire bank of 16 relays can be pulsed three times in succession.
Transceiver Decoder Microcomputer Logic Function All logic functions of transceiver decoder 56 are carried out by microcomputer 100.
Microcomputer 100 is suitably a 3870 (originally developed by MOSTEK and also sourced by Fairchild and Motorola). The 3870 is a single chip microcomputer system providing standard architecture that is customized through the use of firmware built into an on-chip read only memory PROM) to perform the specific logic functions required. With the specific ROM code set forth below in Appendix A, microcomputer 100 is ~$

--65 - ;
transformed into a custom transceiver decoder chip.
As customized by the ROM code set forth in Appendix A, microcomputer 100 performs tasks falling within four main modes of operation:
- data communications handl:ing - relay actuation and control - contact closure (processing) - analog sensor handling Along with these four main modes of operation, a built in fifth mode allows the contents of its internal ROM to be dumped and checked. Even though all logic functions are built into the ROM code ior microcomputer 100, these logic functions can be represented by functional blocks and can be hard wired using standard logic components.
Referring now to FIGURE 13 there is shown a functional block diagram of microcomputer 100. In essence, these functional blocks correspond to the blocks that would exist if the functions of transceiver decoder 56 were hard wired into discrete components instead of being implemented by a specialized microcomputer. Overall sequential control of the logic function of microcomputer 100 is provided by a sequential control unit 370 which receives signals indicating the status of various blocks and generates control signals on control lines for stepping the various functional blocks through their respective tasks. Data received from data line 58 through data I/O 108 is coupled to the SID (pin 38) input of microcomputer 100 and is received by a receiver handler 350. Receiver handler 350 provides input logic and phase locked loop filtering for incoming data. Data to be transmitted by microcomputer 100 through data I/O 108 is coupled onto the SOD line (pin 26) of the microcomputer from a transmitter handler 352.

æ~

eceiver handler 350 and transmitter handler 352 are each coupled to a data line controller and conflict resolver 354 for resolving conflicts between received data and data to be transmitted.
Transmitted data includes switchleg activations, analog sensor inputs and relay status information.
When data has been received by data line controlLer and conflict resolver 354 from receiver handler 350, the data line controller and conflict resolver sends a signal on a signal Line 351 to sequential control unit 370 indicating that data has been received.
Switchleg data on the MD0 to MD7 data bus is coupled into a switchleg data register and controller 368. Switchleg data register and controller 368 includes registers storing the previous state of each switch input and its current state and includes a comparator for comparing the values in these two registers to determine if a switch has changed state; ire., a user has turned his switch on or off. When a status change of a switch is indicated switchleg data register and controller 368 sends a signal on a line 369 to sequential control unit 370 indicating that switch data must be sent onto data line 58 for transmission to controller 50. Sequential control unit 370 then issues a command on its control line to switchleg data register and controller 36~
causing it to couple its data onto an internal data bus for transfer to data line controller and conflict resolver 354 for ultimate transfer through transmitter handler 352 and data I/O 108 to data line 58. An internal 8 bit wide data bus couples all block sending and receiving data so that data can be freely transferred between blocks at the direction of control signals from sequential control unit 370. Sequential control unit 370 is coupled to each functional block through control lines for disseminating control signals for controlling the flow of data and sequence of operation of the blocks.
An address input buffer and latch 356 is coupled to the address lines ADRO...ADR9 at pins 3-6 and lg-16 and 33-32 respectively. Address input buffer 356 couples address information into microcomputer 100 and latches the address information into a set of buffers so that the information can subsequently be compared with the address called for in data received from data line 58. When data is received through receiver handler 350 and coupled to data line controller and conflict resolver 354, the data line controller and conflict resolver sends a signal on a line 355 to sequential control unit 370 indicating that data has been received. Through its control lines, sequential control unit gates the address information in address input bufEer 356 (address set for this particular transceiver decoder 56 by the user when installed) to data line controller and conflict resolver 354 for comparison with the address received from data line 58. The address information from address input buffer 356 is transferred to data line controller and conflict resolver 35~ on the internal data bus. If an address comparison indicates a valid address (transmission intended for this transceiver decoder 56) a signal is sent on line 355 to sequential control unit 370.
Sequential control unit 370 causes a decode of the data and takes the required action. The required action may be the taking of an analog sense reading, the activation of a relay or the sending of relay status information. If an analog sensor reading is required, sequential control unit 370 activates through its control lines an analoy averager and control unit 35~.
Analog averager counter and control unit 358 .
2~

accepts analog information ANINP coupled to pin 27 of microcomputer 100 from an A/D converter 206 and provides the ANLNTL signal to the A/D converter.
Analog averager counter and control unit 358 has the capability to control the dual slope of A/D
converter 206 and to read a dual slope conversion circuit within the A/D converter. Analog averager counter and control unit 358 includes an anaiog averaging counter and a control circuit. In essence, it is merely a preset counter that is gated on and off to count up or down from a preset count.
If sequential control unit 370 determines from the decoded data that a relay activation is required, it activates via its control lines, a relay output sequencer 361. Sequential control unit 370 also enables data line controller and conflict resolver 354 to impress the data in data fields 0 and 1 onto the internal data bus for coupling to relay output sequencer 361. A control signal from sequential control unit 370 causes the data in relay output sequencer 361 to transfer its data to a relay output buffer 360 for driving relays through lines MD0 to MD7. Simultaneous with the control signal to relay output sequencer 361, a control signal is coupled to a relay timer 366 which is a 25 msec. timer. Relay timer 366 activates a relay bank selector 362 causing it to select the appropriate relay bank through lines RLSEL0 to RLSEL7. Together, relay timer 366, relay bank selector 362, relay output sequencer 361 and relay output buffer 360 determine the duration and which relays are to be actuated and to which states they are to be actuated. These four blocks are activated simultaneously by sequential control unit 370 in response to the received data in data line controller and conflict resolver 354. Relay time 366 controls the sequencing of the eight banks of relays by relay bank selector 362 so that there is a continuous cycling from one bank to the next so that relays will be pulsed in turn at regular intervals.
A relay type configuration 364 determines whether the particular transceiver decoder 56 has a 16 or 32 relay configuration. A 16 relay configuration transceiver decoder responds to a single address and a 32 relay configuration transceiver decoder responds to two consecutive addresses, one for each bank of 16 relaysO The information from relay type configuration 364 is coupled to address input buffer 356 via a line 363 so that the address input buffer will provide both address to data line controller and conflict resolver 354 for address comparison.
A memory buffer area 372 contains system constants representing the previous states of relays and other information, such as sensor input values that are provided by interrogation (polling) by controller 50 over data line 58.
Referring now to FIGURE 14 there is shown an expanded block diagram of receiver handlex 35U. Data bus input SID at pin 38 of microcomputer 100 is coupled to a band pass filter having an initial band width of 4-5 KHz. The output of band pass filter 380 is coupled to the input of a digital phase lock loop 382. During the time that a preamble is being received, digital phase lock loop 382 operates with a capture range of about 5 KHz. After phase lock has been achieved and the preamble has been "captured", the bandwidth of the loop tightens. After lock-up has occurred, digital phase lock loop 382 supplies information to data input buffers 384. In the meantime, a receiver sequence counter and control unit 386 adjusts the bandwidth of band pass filter 380. Thls bandwidth can be adjusted by triggering a set of transmission ga-tes switching on various capacitive values on an op-amp active filter.
After lock has been achieved, digital phase lock loop 382 is reduced in bandwidth to roughly one-half of the frequency that is beiny transmitted and has been captured. This frequency is determined only by the data coupled into microcomputer 100 on the data input bus SID. Since all transceiver decoders 56 and controller 50 are operating asynchronously, the capture range of digital phase lock loop 382 must be wide. Receiver sequence counter and control 386 is coupled to a conventional error checking bus protocol handler 388 which is a standard parity bit generator and comparator. The free output lines from receiver 15 handler 350 shown in FIGUXE 15 correspond to the signal line from the receiver handler to data line controller and conflict resolver 354 in FIGURE 14. A
flow chart of the function of receiver handler 350 is set forth in FIGURE 15.
Referring now to FIGURE 15, the logic flow of the receiver function of transceiver decoder 56 i5 set forth. when data line 58 is observed to be in an IBG (low impedance state), data begins to flow with a preamble. During the transmission of the preamble, a digitally simulated phase locked loop locks onto the preamble bits. A minimum of four bits is required Eor lock. The initial bandwidth of the loop allows lock to a data rate of 300-5000 bits/second.
After preamble lock, it is determined whether or not there is a preamble error.
If there is a preamble error, the received function is aborted and a flag set, control is returned to the executive.
However, if there is no preamble error, the logic thresholds are determined from the preamble bits. During the discussion of the communications link, it was defined that the preamble bits were a 50%
duty cycle signal and that logic levels one and zero were determined as a pulse width greater than or less than the width of the preamble bitsO It is from the four preamble bits received that the logic threshold levels are established from which logic ones and zeros will be decoded.
After logic level thresholds have been established, the band width of the digitally simulated phase lock loop is narrowed to a range more closely approximating the data rate established by the preamble. After a valid IBG, 40 bits of data are received into data input buffer 384. After data has been received into data input buffer 384, it is determined whether or not the receiver is out of sync. This is determined by the presence of an IBG at an unexpected point in time.
If the receiver is not out of sync, the data is checked by error checking bus protocol handler 388. If the data is determined to be valid, the data is decoded.
After data is decoded, the address transmitted is compared with the address of the transceiver decoder 56 receiving the data (see FIGUÆ 6 - address Election Bus 102). If the address corresponds, the transceiver decoder 5G is dispatched to perform a specific task called for by the flag word and data word in the data received. This data could correspond to processing a relay function, reading an analog sensor, or answering a mode four interrogation by controller 50.
Returning to the reception of the 40 bits of information into data input register 384, a line check is performed to see if the line is freeD If the line is not free, data is received, however, if the line is free, then the receiver is cleared and reception f or :~,2~ $

aborted, and control returned to the executive.
If the receiver is determined to be out of sync, then the receiver waits for another valid IBG.
If the data check by error checking bus protocol handler 388 is determined to be invalid, then the receiver also waits for a valid IBG before proceeding. Furthermore, if when the address is compared, the address is not for a particular transceiver decoder receiving data, then that receiver waits for a valid IBG before proceeding. An expanded block diagram of the transmitter handler 352 is set forth in FIGURE 16.
Referring now to FIGURE 16, there is shown a more detailed block diagram of transmitter handler 352. An output buffer 390 is coupled to a data timer 392 which also receives information from a transmitter sequence counter and control unlt 39~.
Data timer 392 is coupled to a bus conflict detector 396 also receiving a signal from receiver handler 350. Bus conflict detector 396 provides the arbitration between conflicting control points. The output of data timer 392 is coupled to the data output bus SOD. In addition, the output of bus conflict detector 396 is coupled to a data line protocol handler 398. The three signal line outputs shown at the bottom of FIGURE 16 correspond to the signal line from trans~nitter handler 352 to data line controller and conflict resolver 354 shown in FIGURE 13. The transmission sequence has already been detailed in the flow chart shown in FIGURE 3. The function of bus conflict detector 396 has been detailed in FIGURE I.
An expanded block diagram of the switchleg data input circuit 368 is set forth in FIGURE 17.
Referring now to FIGURE 17, there is shown an expanded diagram of the switchleg data input section of the receiver handler. This section $~
. .

includes a 30 msec reject filter 602 coupled to a switcll input buffer and latch 604. A 75 msec debounce timer 606 insures that the bouncing of a switch 68 will not produce a false triggering of the switchleg data input. A previous switch reading register 60~
contains the status of each switch associated with a particular transceiver decoder 56 after its last switchleg entry. A comparator 610 coupled to the previous switch reading register 608 and to the switch input buffer 604 compares the states of the switch after its previous use and present activation to determine whether there has been a change. If a change is indicated, a switchleg request input signal is activated on line 369 (also see FIGURE 14).
A sequencer 60l is a counter providing signals to switch input buffer 604 requesting an alternating read of the two banlcs of switchlegs. A
switch selector 603 receives signals from sequencer 601 and timer 606 and detel-]~ es which bank of switchlegs are to be read. The bank selection is indicated on the SLSEI-0 ancl SLSEL-l. The SLTYPP
signal (pin 29 of microcompu-ter 100) is also coupled to switch selector 603 and determines whether momentary or maintain type switches are being used.
A complete printout of the ROM code specifying the entire program permanently fixed into microcomputer 100 included herein as Appendix A. A11 data values set forth therein are in hexadecimal format.
Controller-Hardware Overview Referring now to FIGURE 18, there is shown a general block diagram of controller 50. The specific logic functions required for programmable lighting control are implemented by a microcomputer including a microprocessor 400 and associated memory and input/output devices. Microprocessor 400, suitably an Intel 8085 is a general purpose device useable with a variety of input/output devices. It's coupled to memory and to input/output devices via an address bus 401, a control bus 403, and a data bus 405.
Memory includes a ROM 402 and a RAM 404. The specific logic functions for performing programmable lighting control are "burned" into ROM 402 and transorm microprocessor 400 and its associated memory and input/output devices into a fixed purpose computer.
The user defined data base including sectors, patterns, schedule, switches and priority erase times is stored in RAM 404 and occupies 95% of its 32k storage capacity. A real time clock 410 tells controller 50 when to effectuate lighting changes in accordance with the user defined schedule. Both RAM 404 and real time clock 410 are backed up by a battery back up 409 including an internal battery and a connection for an external battery. Battery back up 40~ maintains the data base stored in RAM 404 which would be otherwise volatile during a power outage. In addition, during a power outage, battery back up 409 maintains real time clock 410. When power returns after an outage, any load changes called for by the user defined schedule and not executed during the power outage can be caught up.
Mark-sense card reader 52, coupled through a card reader interface 406 provides the user a vehicle for conveniently defining the data base and rapidly entering that data base in-to RAM 404. Mark-sense cards having formats for sector, pattern, and schedule data are marked by the user and are then passed through card reader 52.
A keyboard/display 411 coupled through a keyboard display interface 413 provides for manual access by an operator and for a display of status information. Keyboard/display 411 includes a key lock :~2~Z~;

switch for selecting either automatic or manual mode;
a key lock switch for selecting alternate schedule overrides (8th day override; 9th day override and schedule off); tape control switches for selecting tape load or tape store; and output mode switch for selecting a lighted display or printer 54; a set of command keys for selecting program, display clear, manual control, set clock, or check status; a set of item keys for selecting pattern, schedule, sector, priority erase time, switch or sector override table data input6; a set of number keys for specifying addresses of transceiver decoders, sector numbers, pattern numbers and the like, and several control keys. Using the various keys in combination a user can manually enter data, check the status of relays, switches, transceivers, etc. A lighted display indicates the time on real time clock 410 and annunciates failures in response to self-diagnostics.
An audible alarm indicates certain types of failures including involved keyboard entries.
Magnetic tape device 72 is coupled through a magnetic tape interface 73 and provides a non-volatile medium for storing the user defined data base after it has been entered via mark sense card reader 52 or keyboard/display 411. Thus stored data is in machine readable form and is in a suitable format to be loaded directly into RP~I 404. In the event of a power failure longer than is proteetable by battery back up 409, data is automatically read from tape device 72 upon power up.
Controller 50 further includes a standard RS232 serial printer interface 40~ for coupling to printer 54. Printer 54 can provide, on user demand, a hard copy of the data base or a portion thereof or system status information. A printout might include a copy of the schedule in force during the automatic ~2~

mode operation of controller 50, a list of sectors overriden, or a list of the status of all relays in the system.
The alternate schedule override switch (not shown) and the automatic/manual switch are coupled through an optoisolator 412 8th day, 9th day and schedule off alternatte~automatic schedules are respectively selected by lines Do D1 and D2 coupled to optoisolator 412~
A data input/output circuit 418 couples signals to and from data line 58, providing the necessary isolation.
Three telephone interfaces 420, 422, and 424, respectively coupled to data sets 64-0, 64-1, and 64-2 couple telephone entered signals to data preset circuits 65-0, 65 1 and 65-2 respectively.
Data preset circuits 65--0 to 65-2 indicate to microprocessor 400 that data has been entered by a telephone user and flags a request for telephone service.
A power reset circuit initializes microprocessor 400 after a power shut down.
Controller 50 utilizes a multiplexed bus for the lower oxder address A0-A7 and data D0-D7 lines. A
demultiplexer and optical latch 428 performs the required multiplexing. An address latch enable signal ALE from microprocessor 400 latches in the lower order address bits, thus providing a 16-bit address line including A0-A7 from demultiplexer 428 and A8-A15 from the higher order address lines from microprocessor 400.
Control bus 403 includes four standard control signals: input/output read (I/0 R), input/output write (I/0 W), memory read (MEMR), and memory write (ME) which, through logic gates 429 activate the various input/output devices and memory associated with microprocessor 400. The data bus 429 z~

is bi-directional.
A ROM select strobe 431 coupled to address lines All, A12, and A13 selects ROM memory banks and an I/O strobe 433 provides strobe lines Z0-Z15 of control bus 403 for selecting particular input/output devices to be read or written.
A pseudo clock interrupt 435 receives a pulse each second from real tiMe clock 410 and latches that pulse. In turn, pseudo clock interrupt 435 sends a pseudo pulse second signal PPS to microprocessor 400. A clock set clear signal from microprocessor 400 clears the latching of pseudo clock interrupt 435.
Memorv Access Hardware and Battery Back-Up -Standard circuit techniques have been applied to access ROM 402 as well as RAM 404. The particu]ar memory address is determined by a 16-line (A0-A15) address bus 426 emanating from microprocessor 400. The low order address byte (A0 to A7) is multiplexed on the address bus 426 (also called the address and data lines). An external low order address latch (demultiplexer 428) is used to demultiplex~ ~liS address is coupled to a ROM select strobe 430, suitably a standard 75LS138, which is a 1 out of 8 line selector. ROM select strobe 430 is used to select a given bank of memory. That is because the high order address bits are coupled to ROM select strobe 430. The low order address bits are coupled directly to the memory to select a specific memory location to be accessed.
RUM 404 used is of the dynamic type. That is, it requires refreshing at specific intervals.
This refreshing must take place within a 15 microsecond period. The dynamic memory used is based on the current state of the art. It is based on a standard 411~ 16K memory integrated circuit. Since Jo 404 is dynamic, allowing greater storage density than that available in static memories, a multiplexed addressing scheme and refresh circuitry is utilized and is considered to be circuit overhead for maintaining this R~ 404.
RAM 404 and real time clock 410 are battery backed-up. Thus, if there is a power failure, microprocessor 400, ROM 402, and all the other input/output interfaces are allowed to fail and lose power. However, a battery back-up provides R~l 404 and real time clock 410, and the associated circuit overhead to maintain the current status of the controller 50. when power is reinstated, the system will self justify with respect to its time of day schedule. This is particularly important since R~ 404 contains temporary data of the disposition of remotely actuated overrides through switchlegs or through the telephone. This temporary data is not part of the data base defined by the user. Instead, at predetermined times through the priority erase time feature of the controller 50, this temporary override information entered through switches and telephones is erased. If there is a power failure beyond battery life which backs up the real time clock 410 and RAM 404, then magnetic tape device 72 would be automatically load the required data base defined by the customer once power is reinstated. Once power is reinstated, the controller is capable of responding to switchlegs and telephone commands once this data base has been reloaded. Therefore, the system is capable of some operation after prolonged power outages or after short power outages without any user intervention. It is capable of loading itself and running without any outside commands. However, in the event that data is reloaded via magnetic tape after a power failure and real time clock 410 and RAM 404 were not kept alive using battery backup, the time of day would have to be manually re-entered for automatic operation to take place. Without setting real time clock 410, only the manual control operations, or overrides through switches and telephones, would be operational.
Data Line Coupling to Controller Referring now to FIGURE, 19, there i5 shown a schematic diagram of Data I/0 418 of controller 50.
Data I/O 418 is responsible for driving and maintaining the data line (data line 58) and includes three sections: a data line input circuit 450, a data line clearing circuit 452 and a data line transmitter circuit 454.
As previously stated, the data line is an isolated communications channel and is not referenced to system ground. Isolation of the data line is provided at transceiver decoders 56 by optoisolators 150 and 174 (see FIGU)'l~ 8). Similarly, isolation is provided at the controller end of the data line 56 by optoisolators 456, 458, and 472 associated with data line clearing circuit 452, data line transmitter circuit 454 and data line input circuit 450, respectively. All circuitry on the data line side of each of optoisolators 456, 458 and 472 is powered by an isolated power supply (+24 vol-ts with respect to an isolated common ground connection D).
This isolation insures that data line 58 ifi floating and is not referenced to system or earth ground. This isolation helps to provide noise immunity. Common mode noise is rejected and only differential signals (potential difference between the wires of the twisted pair) are detected and decoded.
Data line transmitting circuit 454 is used to send data onto data line 58 in accordance with data signals on data bus line Dl and an enabling strobe signal Z2. Strobe Z2 is coupled to the clock input of a flip-flop 457. Data bus line Dl is coupled to the data input of flip-flop 457. The output of flip-flop 457 is coupled to the cathode of a diode 459 is optoisolator 458. Data is impressed onto the data line by driving it to a low impedance state. A logic legal "1" at the output of flip-flop 457 coupled to the diode of optoisolator 458 turns off the optoisolator thereby turning off a transistor 460 coupled thereto through an inverting amplifier 461. A
transistor 462 coupled between the emitter of transistor 460 and isolated ground D is activated to bring data line 58 to the isolated ground level D
through the collector-emitter junction of the transistor.
'o maintain a high impedance state (greater than +10 V difference) on the data-line, a logic level "O" it caused to appear at the output of flip-flol~ 457 to turn on optoisolator 458.
Transistor ~-~52 is turned off, pulling up data line 58 to 24 volts through two resistors 483 and 484 coupled from the +24 volts (with respect to D) of the isolated power supply to the collector of transistor 460). The series combina-tion of resistors 483 and 484 is 90-100 ohms thereby limiting the maximum current that can be drawn from the isolated power supply to 240 milliamps.
ata line input circuit 450 couples data from data line 58 to microprocessor 400 and is turned on and off in accordance with the varying current that is passed through a transceiver decoder 56. This passed through current affects the voltage drop across a resistor 483. If enough current is switched by a transceiver decoder 56, (approximately 150 milliamps) a diode 468 (a 4.8 V zener) becomes reversed biased.
The cathode of diode 468 is coupled to the base of a transistor 470. Thus, when diode 468 becomes reversed IW~fL~

biased, transistor 470 turns on The turning on of transistor 470 turns on optoisolator 472 generating a signal for coupling to microprocessor 400. Therefore, iF the line is externally driven to a low lmpedance state, i.e. by a transceiver decoder 56, then the data input to microprocessor 400 is a logic level 1.
Data line clear circuit 452 is used only when a data line failure condition exists. A data line failure condition exists when data line 58 is stuck such that there is a low impedance short between its twisted pair for an abnormally long period of time. Such a short can occur when transistor 178 in transceiver decoder 56 (see E'IGURE 9~ Eails with short between collector and emitter. when a low impedance short occurs on data line 5~, no data can be transferred .
After controller 50 detects and diagnoses a stuck data line condition, data line clear circuit 452 provides a one amp pulse of current through data line 58 to intentionally blow fusable link 154 in the transceiver decoder 56 that is causing the short. To actuate a clear pulse, strobe line Z2 is enabled along with data line Do Data line Do is coupled to the input of a flip~flop 481. Strobe line Z? is coupled to the clock input of flip-flop 481. The output of flip-flop 481 is coupled to the cathode of a diode 482 in optoisolator 456. By ac-tivating optoisolator ~56, resistor 469 is placed in parallel with two resistors 483 and 484, lowering the effective impedance between the +24 volts (D) power supply and transistor 460. This lower impedance causes a 1 amp current pulse to be impressed through transistor 460 to the data line.
Magnetic Tape Referring now to FIGURE 20, there is shown a functional block diagram of magnetic tape device 72, magnetic tape interface /3 and the logic built into microprocessor 400 related to the reading of data from magnetic tape device 72.
A conventional tape drive 700 includes a transducer and tape drive electronics (not shown) for reading data from a magnetic tape. Data read from a magnetic tape is coupled to the data input of a phase locked loop 702. A sequential (logic) circuit 704 provides control signals for tape drive 700 including forward, reverse, stop and go, clear leader sensing, data present, and cassette present signals. Phase locked loop 702 tracks input data on a bit-wise basis using a weighted average technique to correct the logic level thresholds for determining the logic state of the data locked by the loop. Data from phase locked loop 702 is coupled to an 8-bit shift register 704. After shift register 704 has received bits of data, the data is parallel transferred through gates 706 to a conventional FIRST It FIRST OUT (FIFO) stack 708 for temporary storage. FIFO 708 is 16 bytes deep. Data from shift register 704 is also coupled through an arithmetic logic unit (ALU) 710 to an accumulator register (octal latch) 712.
When tape drive 700 is in a continuous read mode, phase locked loop 702 is serial data with a clock determined by the tape being read. The clock information as well as data information is stored on the magnetic tape. The clock information is coupled on a clock line from phase locked loop 702 to shift register 704 and is used to clock data through the cells of the shift register. After 8 bits of data are clocked into shift register 704 as counted by a counter within sequential circuit 70~, the 8 bits are loaded into ~IFO 708 for temporary storage. At the same time, the data in shift register 704 is added to the contents of accumulator 712 through ALU710, suitably a 74181 or equivalent. Accumulator 712 always contains the sum of all data clocked through shift register 704 and stored in FIFO 708. Once an entire record of data is read in (a record is 16 bytes of data and a block includes 8 records), a checksum byte (a control byte) of data is read Erom the tape.
The checksum represents the 2's complement of the summation of the 16 bytes of data previously read in.
Thus when the checksum is added to the tallied sum in accumulator 712, the net result should be zero. After the checksum byte is read in, accumulator 712 is checked to see if its contents equal zero. If so, the data is valid and sequantial circuit 70~ eauses the contents of FIFO 708 to be coupled into RAM 404 to which it is coupled. Thus valid data is loaded into RAY ~04 through FIFO 708 acting as a data buffer This sequence continues until all records and blocks are entered. The last reeord on tape is signified by a zero record length.
The start of a record is indicated by a standard ASCII charaeter (a colon ":"). An 8-bit record length follows the introductory character. The record length indicates the number of data bytes in the reeord. A zero reeord length indicates the final record (after which data input operation is eompleted). Following the record length is the address specifying where to load the first data byte.
The address byte is followed by a zero byte for synchronization. In turn, the data for that record (8 bit bytes) follows the zero synchronization byte.
In the exemplary embodiment, only 16 bytes are used for each record. Therefore, after each 16 bytes of data are sent (i.e., after each record), an 8-bit checksum indicates the 2's eomplement of the entire record eontent up to that point. The 2's complement checksum added to the aceumulated data should yield zero for valid data. If the checksum indicates invalid data, the reading o-f the tape will be attempted againO If three successive attempts to read a tape result in invalid data, the tape is considered bad and a failure signal indicating a bad tape is enunciated on keyboard/console 411.
Referring now to FIGURE 21, there is shown a flow chart of the weighted averaging technique implemented by phase locked loop 702. The weighted averaging technique allows up to a 50% varition tape speed during a bit period.
A preamble is read to initialize the logic levels ("0" and "1"). One byte ~8 bits) of logic "0"
are sent in the preamble for phase locked loop 702 to lock onto. This is the logic "0" count. The logic "1" count is defined to be two times the logic "0" count. The logic thresholds for logic "0"
and "1" are set and a data bit is then read. By comparing with the thresholds established just before a data bit is read, it is determined whether that data bit is a "0" or a "1". The result of that decision is output data from phase locked loop 702. After it is determined whether a data bit is a "0" or a "1", the threshold for the value of the last data bit is determined. The calculated threshold value is added to the old threshold value and the sum divided by two. The result becomes the updated threshold used for comparison with the next data bit.
Referring now to FIGURE 22, there is shown a graphical representation of serial data read from a magnetic tape illustrating the self adjustment of threshold levels for determining whether a data bit is a "1" or a "0". During the preamble of 8 logic "0"'s, the inltial logic "0" count and logic "1" count are established. ale logic "1" count is defined to be 2x logic "0" count. The logic threshold established by :~2~

the "SET THRESHOLD" block in FIGURE 22 is logic threshold=logic "0" count logic "0" count and it indicated by a vertical line 714. The first bit is read by comparing its count (length) with the threshold level established during the preamble. If that first bit is a logic "0", its count is determined. This count is added to the count established during the threshold and the sum is divided by two. This new count determines the threshold used for reading the next bit. If the first bit is a "1", its count is divided by two before it is added to the previous count. This procedure is repeated for every bit. Thus there is a continuous bit-wise adjustment of the threshold value used for logic level determinations.
The use of a bit wise adjustment of the logic levels in this manner permits up to a 50%
variation in tape speed while maintaining data read out accuracy. This allows the use of a less precise and less expensive tape drive 700.

This section recaps and further defines the terms "relay", "sector", "pattern", "schedule" and "switch".
A "relay" is defined to be a mechanical or solid state device which is capable of closing and opening one electrical circuit in response to an electrical control signal received from another electrical circuit.
The term "sector" is a user identification number that identifies a unique geographical area to be load controlled. That area could be of any size, could encompass any floor or part or parts of a floor or floors of the building. In essence, it could be any region under control. A sector can include any number of transceiver decoders 56~ A sector is, in essence, a user selected subset of relays and could include only one relay a plurality of relays, or ~11 of the relays in the entire system. Sector definitions are part of the data base entered by the user to adapt the system to a particular building or complex to be controlled and to the use to be made of the controlled building or complex. When a building is initially wired, it is only necessary to know which relays and associated loads are coupled to which transceiver decoders 56. The sectors are defined by the user after the initial wiring and can be easily redefined (by the use of mark-sense cards or Xe~board entries) when there are office reorganizations and personnel shifts.
It is possible to define overlapping sectors. In Eact, much of the flexibility and thus the advantage of the present system is derived from the ability to define overlapping sectors. For example, sector 1352 may include control of the lights in room 1352 and sector 13~0 may include control of the lights in room 352 and all of the other rooms on the thirteenth floor. Thus, sectors 1352 and 1380 would overlap a sector defined as including corridor lights and one room light in each room could be made responsive to detection of smoke or fire in the area.
Either an analog type sensor coupled to analog sensor section 110 could be periodically polled or a switch type sensor could be coupled to a switchleg input of switchleg input circuit 106 to set up the desired condition response. Blinking corridor lights could be used to demonstrate a preferred egress route in the same sector. The capability of defining overlapping sectors and to make sectors condition responsive makes such control feasible. As stated, sector definitions can be altered either by entering the appropriate data at the keyboard of controller 50 or by utilizing mark-sense cards to re-enter the data base. For example, assume sector 1352 is defined to include the relays controlling the lights in room 1352. Further assume that sector 1354 is defined to include the relays controlling the lights in 1354 which is adjacent to room 352. If the wall between rooms 352 and 354 were removed and one larger room created, a new sector could be defined to include the relays controlling the lights in both original rooms. In essence, a sector defines which relays (and loads) are to be affected. The sector is thus represented by a number uniquely defining the geographical area under control.
Once entered by the user, a table of sectors and their associated relays are stored in RAM 404. A
sector does not define what the status (on or off) each of those loads is to assume. The status oE each load is defined by a patternO
A "pattern" defines the status (on or off state) of the relays associated with one or more transceiver decoders 56. For each transceiver decoder 56 listed in a particular pattern, the status of each and every relay is defined, i.e., its status either "on" or "off" must be predetermined. Thus, when a particular sector number and pattern are requested by a telephone user, the sector number will be used to determine which relays are to be affected and the pattern will be consulted in order to determine what status to put each of those relays into. A pattern definition table is stored in RAM 404 for all user entered pattern data.
The term "schedule" refers to a time-dependent sequence of patterns that are to be executed in accordance with the time appearing on real time clock 410. When the time shown in the system 2~

clock reaches a predetermined time for a schedule change, that change is automatically executed if the system is operating in its automatic mode.
A particular schedule entry calls for the relays in a specific sector or sectors to assume the states called for by a selected pattern at a particular tiMe. For example, the schedule may call for Sunday, 10:00 AM sectors 372, 374, 377 and 378 to assume relay states called for in pattern 6 and for sectors 804 and 805 to assume relay states called for by pattern 4. Multiple sectors can be scheduled for relay activation at the same time because sectors and patterns are independently defined. These basic definitions of sector, pattern, and schedule provide complete flexibility in the activation of particular relays and their associated loads. Sector, pattern, schedule, switch, and priority erase time information comprise the data base entered by the user and stored in RAM 404.
~0 The term "switch" is defined to be a number of a particular transceiver decoder 56 plus a particular switchleg number of that transceiver decoder. Calliny for a particular transceiver decoder 56 and a particular switchleg of that transceiver decoder uniquely defines a single switch.
Transceiver decoders 56 are numbered prom 0 to 10~3, defining 1024 transceiver decoders. Associated with each such transceiver decoder 56 are 8 switchlegs, numbered l If a particular user has a switch 6~, that switch will uniquely be defined and when activated, will cause a signal to be sent through its transceiver decoder 56 and data line 58 to controller 50 requesting that a command be sent to operate a particular subset sector) of relays. A
switch 68 is not tied directly to a particular light or relay but rather is uti]ized only to cause a signal to be sent from the partieular transceiver deeoder 56 with which it is associated to eontroller 50.
Controller 50 then interprets the signal from that transeeiver deeoder and issues the appropriate command to a particular transeeiver decoder associated with a relay to be activated in accordance with the switeh input.
Firmware Overview The firmware that eontrols miero-proeessor 400 and provides its unique function, isstored in RO~I 402. The program is responsible for managing, maintaining, as well as diagnosing, the system hardware and the data base that the user has defined for his partieular applieation. Standard proteetion means have been provided in the firmware to insure that no aetion as opposed to an erroneous action would take place in the system. Fur-thermore, what is known as loop protection has been provided to guard the computer from a loek-out eondition inhibiting system operation.
Overall system function is achieved through an executive program, referred to hereafter as the executive. The exec~ltjve loops through its entire program sequenee eontinuously and is "flagged" to perform dispateh to a specifie task related to data input/output, data manac3ement, self-diagnosties, telephone line manac3ement, relay eheeking, switchleg overrides, sensor polling, data line maintenanee, ete. These speeifie tasks get the attention of the exeeutive while it is looping by the use of flagwords whieh are indieators of the status of various input/output deviees, data eonditions and the like.
In addition to the detailed discussion of these various speeifie tasks, there is provided in appendix B a eomplete copy in hexadecimal code of executive and all referenced subroutines for effecting these ~L2~1ZZS

specific tasks.
Flag Words Table 4 is a summary of the various flag words and/or key memory locations that guide the executive in causing the various specific function tasks to be performed.

Flagword Indication Provided 10 SYSERR DO="l" indicates data line (system error status failure - stuck in flag) low impedance mode Dl-"l" indicates trans-ceiver failure D2-"1" indicates a memory failure TAPBAD Non-zero indicates bad tape in magnetic tape device 72 FLGOVR Value = 0 no override, 20 (schedule override) main schedule in force = 1 alternate schedule, 8th day override = 2 alternate schedule, 9th day override = FFH schedule of (respond only to switches and telephone 30 RELCKF D0="1" check relays that (relay check) were overridden by switch or telephone Dl-"l" check relays requiring a status change in accordance with normal schedule lable 4 (continued) TLSERF D0="1" service telephone (telephone service) #l Dl="1" service telephone ~2 D2="2" service telephone #3 PATR~F Value = 0 no service (service a schedule requested 10 change) Value = 1 service requested SYSCLK SYSCLE~ : Day #(1-7) (system clock SYSCLK+l: Minutes (0-59) storage area) BCD
SYSCLK~2: Hours (00:00-23:59) BCD
SYSCLK = 0 indicates clock not set LI~USE value = 1 - receive mode (status of data line) value = 2 - transmit mode value = 3 - bad preamble value = 4 - line free (clean) value = 5 - line stuck (low impedance) TELUSE Flag set indicates that a 25 (telephone use) telephone is in use.

CHECKSUM Arithmetic check to insure the integrity of the bit values stored in a specific memory block.
Referring to Table 4, the key flag words and memory locations are set forth on the left side and their respective functions or indications on the right.
SYSERR is the system error status flag and utilizes three bits of an eight bit byte. Bit D0 indicates that the data line is stuck in a low impedance mode. Bit Dl indicates a transceiver 2~

decoder failure and bit D2 indicates a memory failure (as diagnosed by CHECKSUM).
TAPBAD is a flag word indicating whether there is a bad magnetic tape in magnetic tape device 72. A non-zero value in TAPBAD indicates that the tape in magnetic tape device 72 is bad and that the user should replace it. This flag is part of the self diagnostics of the system. The flag is set when microprocessor 400 attempts to read data from the magnetic tape and receives bad information after three successive read attempts.
FLGOVR is the schedule override flag which like the other flags is an eight bit flag (1 byte). A
zero value for FLGOVR indicates that no override.s are in effect and that the system is operating automatically in its normal 7 day week, 24 hour day schedule. The schedule overrides refer to the eight day, ninth day and off schedule overrides selected by a schedule override switch on console display 415 and coupled through optoisolator 412. A "1" value for FLGOVR indicates that the eight day schedule is called for. A "2" value for flag over indicates that the ninth day schedule override is called for. The FFH
(FF hexadecimal which is equivalent to 11111111) indicates that the schedule off override is in effect and that microprocessor 400 should ignore all schedules. As previously stated, in this mode, controller 50 will respond to switchlegs including switch type sensor coupled to switchlegs and telephone requests, but will ignore any user defined time dependent schedule. This is quite different from the manual mode wherein load controls are only under the control of the central controller keyboard and will not respond to remote input such as telephore requests and switchleg actuations.
~ELCKF is a relay checker flag using the D0 and Dl bits of a byte. Bit D0 indicates that it is appropriate to check transceiver decoders 56 that have been subjected to a status change resulting from an overxide request (telephone or switchleg). The Dl bit indicates that it is appropriate to check a transceiver decoder that has teen subjected to a status change due to normal scheduling. In other words, it is desirable to check the status of a transceiver very quickly after it has been changed due to an override. The remaining relay status checks can be done at times when the controller is not processing any system requests (flag words) at the leisure of controller 50. There is no reason to divert the attention of controller 50 from the relays which have been overridden in order to check the status of relays which are operated merely in accordance with the normal schedule.
TLSERF is the telephone service flag. This flag indicates that there is a telephone service request. Three bits o an eight bit word are utilized. The D0 bit indicates that service is requested on phone l; the Dl bit indicates that service is requested on phone 2; and the Do bit indicates that service is requested on phone 3. Up to three telephones can be coupling data information to controller 50 simultaneously. Of course, any number of telephones can access controller 50 but only three can operate simultaneously.
PATRQF is a flag word indicating that service of a schedule change is required. This flag is set by its schedule check routine. A zero value indicates that no service is requested and a "1"
indicates that service is requested. If service is requested, it is an indication to the executive t'nat it should transmit the appropriate information to a transceiver decoder 56 so that a relay status chanye - will be executed at the next available time period.
SYSCLK refers to 3 memory storage locations where system clock information is storedO Each of these three locations includes an eight bit byte location. The base location is defined by SYSCLK.
The next location is then address immediately after SYSCLK, i.e., plus 1 and the next address is SYSCLK
plus 2. The SYSCLK location contains the day number corresponding to the day of the weeX in real time.
this is a binary number from 1-7 representing the actual day of the week. A zero in this location indicates that real time clock 410 has not been set and any SYSCLK references should be ignored. Of course, it is impossible to do any scheduling until the system clock is set.
If the real tlme clock is set there wi:Ll be a day number from 1 to 7 in memory location SYSCLK
which will represent the actual day of the week. The next address location (SYSCLK plus 1) contains the minutes (0-59) in BCD format.
The next address location SYSCL~C
plus 2 contains the hours of the day in BCD
format (00:00 - 23:59).
The system clock area including these three memory locations (SYSCLK, SYSCLK plus 1, and SYSCLK
plus 2) are set or written into by the interrogation of the real time clock by the executive. Every sixty seconds the real time clock is interrogated and the value of the system clock will change to the next minute. It will also automatically change the day as it goes from 23:59 to 00:00.
Scheduling changes are therefore based on the time represented in the SYSCLK area and this, in essence, is the purpose of the system clock.
Furthermore, the actual value stored in the system clock area is displayed on the console. Therefore a 2~

user will be able to read the value stored in SYSCLK
at all times. The system clock area is modified every sixty seconds. This sixty second period is determined by counting sixty clock pulses generated by a pseudo clock interrupt.
A pseudo clock interrupt is utilized so that the executive will not be tied up reading the real time clock every second. The pseudo clock interrupt provides a flag to the executive every sixty seconds to advise the executive that sixty seconds have elapsed. The executive then updates the SYSCLK
storage area in response to that flag and does not have to constantly count pulses from a real time clock. The pseudo clock interrupt is also used to count down various system timers such as the telephone timer which specifies twenty second maximum length telephone connection between a remote user and controller 50. A flow chart of the interrogation of and updating by the pseudo clock interrupt is set forth in FIGURE 23.
Referring now to FIGURE 23, there is shown a flow chart of the timer task showing the updating function of the pseudo clock interrupt. This task is called from the main executive every one second. Each time this task is called, the sixty second timer is updated. It is then determined whether the sixty second timer has timed out. If so, the sixty second timer is reset. The real time clock is then read and SYSCLK is set.
however, if the sixty second timer has not timed out, the display is updated and the TAPBAD flag and battery checker are interrogated. If the D0 or Dl bits of the SYSERR flag are set to a logic level 1, a SYSERR is enunciated on the console. In other words, during each one second period, if the 60 second timer has not timed out, the disposition of the tape and 2~

battery checker are determined by interrogation and the result displayed.
Also, during every one second pseudo interrupt, the 20 second telephone timers are updated. If 20 seconds have time out on a telephone timer, the telephone associated with the timer is hung-up, freeing the line for access by other users.
when a telephone is automatically hung up, the telephone is automatically hung up and the TELUSE flag is cleared. In the event that there is a time out of the twenty second telephone time and the telephone is not in use or if there is no time out of the twenty second telephone timer, control is returned to the executive.
LINUSE is a flagword indicating the mode of use of data line 5~. Mocle 1 indicates that the line is in a receive mode. Mode 2 indicates that the line is in a transmit mode. Mode 3 indicates a bad preamble. Mode indicates that the line is free, Mode 5 indicates that the line i9 stuck in a low impedance short circuit) condition.
CHECKSUM is a means for checking the validity of contiguous block of memory and is applied to the pattern storage block (PATTERN CHECKSUM), the schedule (SCHEDULE CHECKSUM), the sector (SECTOR
CHECKSUM), the switch (SWITCH CHECKSUM) and the priority (PRIORITY CHECKSUM. Mach CHECKSUM location contains a summation of the values of aLl of the bytes in a block of memory associated with that CHECKSUM
location. The CHECKSUI~I associated with each memory block (pattern, schedule, priority, and switch) is in the last two memory locations of the memory block.
The value of CHECKSUM is represented by the 2's complement of that summation Each time a word of memory is added to a memory block, the value of CHECKSUM for that memory block is updated. CHECKSUM

is a 16-bit, modulo 64K summaticn. Periodically the executive causes the values of all words stored in a memory block to be summed. This summat:ion is added to the value stored in the CHECKSUM location for that memory block. If the resulting sum is zero (the 2's complement value is stored in CHECKSUM memory integrity is established. The CHEC~SVM task is periodically called for by the executive. If a CHECKSUM check indicates that a memory failure was occurred, there is an indication to the user on the main console of controller 50 that there is a data memory failure. In addition, it causes an automatic reload of the data start on magnetic tape. The magnetic tape contains the machine information entered for all data initially acquired through the mark-Rense card reader.
Referring now to FIGURE 24, there is shown a diagram of the various memory storage areas associated with controller 50. ROM 402 storage is located from hex address 0000 to 3FFF and contains the logic functions defining the operation of the entire system. The firmware stored in ROM 402 includes the executive and all specific tasks to be perfoxmed in the procession of user defined data in order to determine the appropriate commands to be sent to transceiver decoders 56, perform system maintenance, etc.
RAM 404 storage is located from hex address 4000 to the hex address BFFF with user defined data base stored from hex address 4000 to the hex address just below BE40. RAM 404 contains the user entered data base which adapts the system to the user's specific building requirements. This data base entered by the use of the mark-sense card reader 52 and is redefinable as desired. The data base includes definitions of sectors, patterns, priority erase times, switches (including condition responsive switches) and schedules.
A scratch memory area is located from hex address BE40 to BFFF and is used for the temporary storage of data required for system operation. A more detailed breakout of the memory locations of RAM 404 is shown in FIGURE 25.
The format of each data area in R~ 404 is defined by the program code for microprocessor 400 tAppendix B) and such formats are automatically realized by the user when data is input via mark-sense cards or by interactive keyboard inputs. The format of each of the four types of mark-sense cards is shown explicitly in FIGURES 33a, 33b, 33c and 33d.
Referring now to FIGURE 25, from address 4000 to hexadecimal address 5Ell there is a PATTERN STORAGE AREA. In this area, information related to the individual status of relays required for a particular pattern is stored by the user.
Moving "up" into the memory toward higher addresses, there is a PATTERN CHECKSUM VALUE storage area which serves as a check on the data stored within the PATTERN STORAGE AREA. Next, there is a ~IAIN
SCHEDULE AREA which includes user entered data related to the scheduling of various sectors and patterns.
The YIN SCHEDULE AREA includes the norlaal seven-day-week schedule based on a 24-hour day.
Above the MAIN SCHEDULE AREA is a memory area devoted to an ALTERNATE SCHEDULE-l (~th DAY) and an ALTERNATE SCHEDULE-2 (9th DAY) which provide for alternate schedules selectable by the user. These are typically used for holidays and other special days out of the normal 7-day schedule. These alternate schedules are used when a temporary scheduling requirement is needed. By maintaining these alternate schedules, it is not necessary to alter the normal day of the week schedule for a special occasion. The 8th and 9th day alternate schedules are switch selectable by the user from console display 415 (see FIGURE 19).
Above the alternate schedule areas in ROM 40~ is a SCHEDULE CHECKSUM area which provides an arithmetic check of the data storage in the entire schedule area.
Above SCHEDULE CHECKSUM is a memory area devoted to sector definitions called SECTOR DEFINITION
AREA. In this section there is stored user entered data defining the group of relays to be in each sector. As stated, sectors may overlap. Any number of overlapping sectors are permitted. If a particular sector number is identified either by an automatic schedule change, a user telephone request, a switchleg activation, or a keyboard entry, this region of memory will indicate which relays are included within the sector called for and thereby indicates a specific area to be controlled. Above the sector definition area are the SECTOR CHECKSUM bytes which is an arithmetic check to assure that data entries of the sector definition area are correct.
Above SECTOR CHECKSUM is a SWITCH DEFINITION
AREA which contains user definitions of switchleg and transceiver numbers. Using this section, controller 50 can identify which relays are desired to be affected by each switch command from a user. This is achieved by associating each "programmable" switch with a sector number defining the particular area to be controlled. A SWITCH CHECKSUM area above the switch definition area provides an arithmetic check on the data bits within the switch definition area.
Above SWITCH CHECKSU~I is a PRIORITY ERASE TIME region of memory. In this region, user stored priority erase times are entered. The following is the hierachy of user control:
Manual `- 100 --- Priority Sector Override (Automatic Mode) - Switchleg actuation or telephone - Non-Priority Sector Override (Automatic Mode) - Switchleg actuation or telephone - Schedule Override - Schedule A command by the user when controller 50 is operating in the manual mode overrides any automatic control.
However, in the automatic mode, there is a distinct hierachy of control as set forth above. When a priority erase time occurs, any memory of a priority override is erased and normal scheduling is executed.
However, the override will not remain in effect forever. A priority erase time is specified so that eventually normal scheduling will again take over. In this manner, a user does not have to be concerned with reltlOVillg his priority override. Above the PRIORITY
ERASE TIME is a PRIORITY CHECKSUM REGION for providing an arithmetic check on the data stored in PRIORITY
ERASE TIME
Above PRIORITY CHECKSUM is a CODED area containing a sequence of binary information that it is read at predetermined intervals for the purpose of checking memory integrity. The pattern of information is selected such that if power were lost, it is unlikely that the sequence would re-establish itself identically after a power return. Thus by checking this sequence it can be determined whether RAM 404 contains invalid data requiring a new input of user defined data (magnetic tape, mark-sense cards or manual entry).
Above CODED area is a CURRENT RELAY TABLE
which indicates the current status of all relays in the system, i.e., their open or closed condition.
When controller 50 is required to poll the system to determine the status of a relay, it can consult this region of memory which is updated each time a relay is instructed to change state. Above the CURRENT RELAY
TABLE is a PRIORITY OVERRIDE area. The PRIORITY
OVERRIDE area m~ntains a list of all priority overrides in effect on each relay. The addresses indicated on the right side of the figure correspond to the hexadecimal address of the particular memory locations or range of memory locations. Appendix B
sets forth the firmware using these memory locations for data storage and processing.
Referring now to FIGURE 26, there is shown a flowchart of the executive program (Appendix By of controller 50.
The executive is utilized for control of the system when it is operating in the automatic mode.
The executive is, in essence, a loop of a sequence of instructions which periodically calls for each of a plurality of tasks to be performed. These tasks relate to system maintenance, and the processing of data to perform relay state changes as required and other load control functions.
The executive first checks a system error status flag SYSERR. Data bit D2 is examined in order to determine whether or not there has been a memory failure. If a memory failure is indicated by a logic level "1" in data bit D2, a bootstrap loader takes control and causes the entire system to be re-initialized and all data to be reloaded through magnetic tape device 72. On the other hand, if no memory failure is indicated, data bit D2, is a logic level "0" and the executive calls LINCHK in order to have the data line checking tasks performed.
In the data line checking section, the LINUSE flag specifying a particular state of data line 58 specifies a specific task to be performed.
The LINUSE flag indicates one of five possible states ~3 ED

o-f data line 58, as will be discussed in detail hereafter.
After performing the data line checking tasks, the executive checks the one second pseudo clock interrupt. The executive acknowledges and clears this interrupt and performs the following task. When the pseudo clock interrupt is acknowledged system timers, such as the display timer and the 20 second telephone timer, are updated. These timers are essentially count down timers that are pre-set to a specific time out and are decremented by servicing the pseudo clock interrupt. As shown on the executive flowchart, if the one second pseudo interrupt is enabled, the interrupt is cleared in order to set up for the next pulse.
The next task performed by the executive is the telephone servicing. If the TLSERF flag is A, present, there is an indication that a user has telephoned controller 50 and keyed in appropriate instructions for adjusting his lights. In essence, this flag indictes that remote control data has been entered and that it is now appropriate to process according to the command entered. If the telephone service flag is set, telephone service is attended and relay data is sent in accordance with the telephone request to the central controller 50. After the appropriate action has taken place in accordance with the user entered instructions, the telephone service flag is cleared and control returns to the executive.
In this preferred embodiment, the telephone command results in the state of relays being affected. This relay state control results from the remoter user specifying a sector number and a pattern indicating the area controlled and the desired states of relays associated with what area.
After servicing the telephone line, the executive then c}lecks the data line by performing the line check task by accessing the LI~CHK section.
There are several line checks throughout the executive program because the checking of the data line is an extremely important function. Communication between controller 50 and each of transceiver decoders 56 requires a data line 58 that is not impaired in any way, i.e, stuck either in a shorted or high impedance mode, etc. Also, the executive must check data line 50 often enough to insure that information transmitted asynchronously by a transceiver decoder 56 is not missed. A separate flowchart details the line check task.
After the line check task has been performed, the system clock SYSCLK is consulted.
SYSCLK refers to a region of memory storage wherein -the system clock information is stored. As set forth in Table the SYSCLK mel,lor~ location stores a day of the week number 1-7 (a 0 in this location indicates that the clock is not set). The next memory location above SYSCLK, known as SYSCLK +l indicates the time in minutes from 0 to 59 in binary coded decimal format.
The next address location after SYSCLK +1 is known as SYSCLK +2 and stores the hour of the day on a twenty-four hour cycle from 00:00 to 23:59, also in BCD format. If the systeM clock is set, i.e., there is information in the SYSCLK memory location, the clock is interrogated to see whether or not it is time to execute a schedule change. If a schedule change is called for at the tiJne appearing on the system clock, then the schedule change is executed or is serviced.
A schedule service is dispatched by the executive if the schedule service request flag, PATR~F, is set. A
schedule is serviced or set when the executive checks the status of the schedule. The schedule status is checl;ed by comparing the next actuation time of service stored in the SCHEDULE area of R~ 404 pointed to by a schedule pointer with the system clock SYSCLK. It may be possible, after a lengthy power outage, for the system schedule to be significantly behind the system clock thereby calling for a "catch-up" during which several schedule changes would take place. The system would cycle through all schedule changes updating relays with each such schedule change until the schedule is justified with respect to the system clock.
After all schedule changes have taken place and the system schedule is caught up to the system clock, the executive then reads the state of an auto/manual switch located on console display ~15.
Auto/manual switch is user operated for determining whether the system will be operating in the automatic (under the control of the executive) or manual (data entered via the keyboard) mode. If the manual mode is selected, then controller 50 leaves executive control and is operating under keyboard control only where a console operator is required. EIowever, if the manual mode is not selected, control remains in the executive and continues to check the status of the phone lines.
The phone lines are checked by first determining whether or nut a telephone is ringing. If a telephone is ringing, the telephone is answered and the telephone use flag TELUSE is set with a telephone timer limiting the length of the call. It should be noted that the telephone use flag TELUSE i5 different from the telephone service flag TLSERF. The telephone service flag is activated after there has been a telephone service request, i.e., the user has keyed in the appropriate sector and pattern information and then hit the pound sign on his telephone keyboard.
This indicates that the remote user has entered data into controller 50 and it is appropriate for .f .

controller 50 to process that data and determine the appropriate relays to be pulsed. The telephone answering block has been expanded into a separate flowchart detailed in FIGURE 24.
Referring now to FIGURE 27, there is shown a flow chart of the telephone answering task. When the telephone is answered, in addition to setting the TELUSE flag, the 20 second telephone timer is set.
This timer gives eacll telephone user 20 seconds within which to enter data specifying the sector to be controlled and the desired pattern indicating relay states and to then hang up the telephone.
Referring back to FIGURE 23, after checking the telephone lines, the executive determines whether a relay status requires verification. This task assures that a relay has in fact assumed the state to which it was commanded to attain. A transceiver decoder 56 and all its associated relays are checked after any command to alter the status of any or all of those relays. There are two separate and distinct relay check tables. One such table is utilized to check the status of relays which have been pulsed in response to a telephone request or switchleg request from a user. Such requests set a "1" in the D0 bit of the relay check flag RELCKF. The other relay check table is utilized for the checking of the status of relays affected by normal scheduling changes. A
normal scheduled change places a "1" in the Dl bit of the relay check flag RELCKF. Two separate and distinct tables are utilized so that relays can be checked quickly which have been the subject of an override while reserving the checking of relays pulsed in response to a normally scheduled change for a time when controller 50 is free of more pressing tasks. If the relay check flat RELCKF has been raised due to an override request, the relay state is verified for each .

of those transceiver decoders 56 that were subjected to the override command. If all relays are in the proper state no further action is required However, if a relay or relays have not assumed the appropriate state, the instruction to is retransmitted in an attempt to correct the status of the relay or relays that have not assumed the appropriate state. In the event that a transceiver decoder 56 fails to respond to the controller 50 interrogation, it is said to have malfunctioned. The information that a transceiver decoder 56 has failed is put into a failure table.
When a failure occurs, an enunciation (the flashing of the word "FAILURE" on display console 415) takes place to alert the console operator of the failure. The failure enunciation not only indicates tnat a failure has taken place, but also tells the operator whicil particular device has failed. Thus, the device can be replaced promptly.
After the executive has processed or checked transceiver decoders 56 in the check table or has retransmitted appropriate information to transceiver decoders that have not responded properly to a command, the executive then checks the system error flag SYSERR. A logic level "1" in the D0 bit of SYSERR indicates that data line 58 is stuck in a low impedance mode (short circuit. A logic level "1" in the Dl bit indicates a transceiver decoder 56 failure. If either of these bits are set, a failure message appears as a flashing signal on console 415.
After failures have been attended to, the SYSERR flag is again checked to determine if there remains any failure condition. If the system error flag indicates that there is a transceiver decoder 56 failure, the controller assumes that no other activity is going on and it checks to see if the transceiver decoder has come back on line (perhaps power had failed and was restored). If the transceiver now respondsl it sets the associated the relays to the proper state, and the SYSERR flag is cleared. After the system error check, the executive checks on its memory and hardware.
The executive check of its memory and hardware is a low priority check and it occurs only when the controller is in an inactive state or idling state as indicated by other flag words. In order to check memory and hardware the CHECKSUM tasks are executed. The check sum task performs a mathematical summation of data bits to determine whether a data bit has been dropped. Because the chec]s sum routine takes a relatively long time, controller 50 would be in danger of missing a switchleg command transmitted over data line 5~ from a transceiver decoder 56.
Therefore, while memory is being checked in the check sum routine the data line is frozen by entering a bus freeze condition. In the bus condition, data line 5 is maintained in the low impedance state. Therefore each transceiver decoder 56 thinks that it is being accessed by another device and stops transmitting.
Thus all data transfer is inhibited. While in this hold condition, a transceiver decoder 56 holds its data and as soon as the data line is free, attempts to transmit it to controller 50 at which time the controller will be prepared to receive the information. This data line freeze guarantees that no data will be lost.
Telephone Referring again to FIGURE 27, in describing FIGURE 1, it was stated that a user could access controller 50 via standard telephone 66 coupled to controller 50 through a telephone data set 64. In FIGURE 17 it was noted that telephone data set 64 was in turn coupled to telephone interfaces 420, 422 ~2~

and 424 of controller 50. The flowchart set forth in FIGURE 23 details the actual telephone answering procedure conducted by microprocessor 400 so that data from a user will be acquired by controller 50 and executed upon A telephone instruction from a user results in a command being sent to an appropriate transceiver decoder 5~ coupled to a relay desired to be affected.
when a remote user calls controller 50 from a telephone, the telephone gets a ringing signal.
icroprocessor 400 checks the telephone status port and reads that port. It simply looks at the signal status of the ring indicator line, RI, from a data set 64 to determine whether a telephone is ringing.
l'his is achieved by microprocessor 400 checking a ring indicator for each of telephone interfaces 1, 2, and 3. If a ring indicator shows that a telephone is ringing, that telephone interface is tripped by wending a signal onto a standard telephone trip circuit over its data terminal ready line DTR (see FIGURES 1 and 18). The answering of a telephone sets a timer to 20 seconds. After 20 seconds, nlicroprocessor 400 hangs up on the remote user if the call has not been completed. This ensures that no user will be able to tie up the telephone interface circuitry to the exclusion of other users. After tripping the ringing of a telephone, a TELUSE slag is set indicating to the executive that there is a telephone call in progress and an interrupt is enabled. This interrupt is coupled to the data present line DP of data set 64 and is active each time a user enters data. Control is then returned to the executive. If the status of the telephone is checked and it is determined that the telephone is not ringing, control is immediately returned to the executive. The telephone status check and answering 2~;

task set forth in the flowchart of FIGURE 23 is returned to periodically as are all other tasks called for by the executive. The executive causes microprocessor 400 to turn its attention to each task sequentially and then begin its task list all over again. In the case of the telephone answeriny task, once a telephone has been answered and a user is on the line for 20 seconds, the executive enables an interrupt circuit which will monitor the telephone and allow the executive to go to other tasks. When the telephone user enters data the executive is interrupted so that the data is read in for subse~Iuent processing. This is done for each telephone data entry until either a telephone timer timeout or a pound sign "I" is entered or the telephone user hangs up prematurely, indicated by the status of the DSR
line from data set 64 when a call is terminated.
Microprocessor 400 reads the telephone data input and then goes back to its other tasks. Thus, there is no need for continuous polling of the telephone. Up to three telephones can be answered simultaneously and 20 seconds will be given to each caller. Of course, any number of telephones can be used to call controller 50 however, only three telephones can be answered simultaneously. Controller 50 is coupled to the public telephone lines via data set 64 so that it can be reached by any telephone in the world. Data set 64 is suitably an AT&T type 407A data set which couples a telephone to telephone interfaces 420, 422 and 424 of controller 50.
Referring now to FIGURE 2g, there is shown a flowchart of the telephone maintenance function.
Periodically the telephone status is checked by looking at the TELUSE flag if the TELUSE flag indicates that a telephone call is in progress, the telephone line is examined to see if the call is still in progress or if the user has hung up the telephone.
If the user has hung up the telephone the call is aborted and the TELUSE flag is cleared. ilowever, if the telephone line is still in use, the 20 second timer is checked. If time is out, i.e., the 20 second period has elapsed, the call is aborted and control is returned to the executive. However, if time is not out, control is again returned to the executive and the telephone line will be checked again iI3 due course.
Referring now to FIGURE 29, there is shown a flowchart of the telephone decoder task. After a telephone has been answered, a beep of approximately one second in duration will appear on the line to advise the telephone user that the telephone has been answered and is ready for data. Typically the user will enter data calling for a specified sector number to have its relays placed in the status called for by a specified pattern. The user enters in numeric form a sector number which could be his room number or telephone extension number (whatever was originally programmed into the data base) that uniquely defines the area to be affected. The sector may include one or more relays anywhere in the system. After sector and pattern information have been entered, a final signal digit, the pound sign, is entered by the user specifying that all data have been entered. In essence, the depressing of the pound sign acts as a command to controller 50 that it should act on the data previously entered by this user. When the pound sign is depressed, the telephone is automatically hung up and cleared for use by the next caller. This is accomplished by the automatic clearing of the TELUSE
flag and causing the DTR signal to be inactive. Then, the data entered by the caller is decoded. This is 5 the point at which the flowchart in FIGU~ 29 begins.
An area of memory is set up and the binary equivalent of the sector number calculated and placed therein. This number is saved until the pattern level is located (one of 32 patterns) a check is then made to see if the data is valid if the date is not valid the action i5 aborted and control returns to the executive. However, if the data is valid A telephone service flag TLSERF is set. The TLSERF indicates to the executive that a telephone user is requesting service and that a complete sector nw~ber and pattern number have been entered. Using sector information, controller 50 determines which relays are to be controlled. Using pat-tern information, the states those relays are specified. This decision malcing process is started when the executive recognizes the TLSERF flay. The telephone service is detailed in a flowchart in FIGURE 2~.
Referring now to FIGURE 30, tllere is shown a flowchart of the telephone servicing task. The TLSERF
flag indicates to the executive that a telephone service is requested. The executive recognizes the telephone service request flag TLSERF and immediately takes up the task of telephone service it proceeds to process the sector number and determines which transceiver decoders 56 are affected. At least one transceiver decoder 56 is be sent a command to actuate a relay. Of course one sector number can control multiple transceiver decoders so that it may be necessary to send commands to more than transceiver decoder. By processing the sector number, controller 50 determines what loads are to be controlled. It must also determine what state each of those loads is to be put into. This is determined by the pattern number. A pattern defines all of the relays for a particular transceiver decoder 56. If there are 16 relays for a particular transceiver decoder 56, the "on" or "off" condition of each relay must be defined Therefore, processing the sector and pattern numbers determine the unambiguous status of each relay to be affected. After the sector and pattern numbers have been processed, the information is executed and the appropriate control sent to a transceiver decodex 5~. At the same time, a relay check flag RELC~F is set for each transceiver decoder 56 to which a command has been sent. This relay check flag tells the executive that later it is going to have to check the status of the relays associated with that particular transceiver to make sure that the relays have been affected and are in the proper stated called for. By the use of a flag, the executive does not need to divert its attention to a check of the relay status immediately but can wait until it is not busy wi-th another task.
Data Line Maintenance As part of data line maintenance, controller 50 periodically checks data line 58 to insure that it is operating correctly (information flowing or capable of flowing as required). The line check task is called for by the executive with the flagword LINCHK. The status of data line 58 is recorded in a scratch memory location known as LINUSE. LINUSE contains the disposition of the data line and indicates five different modes or states of the date line:
1. receive mode, 2. transmit mode, 3. bad preamble (abort),

4. line free (clear), and

5. line stuck (low impedance state).
The line check task to be performed will be based upon the mode indicated by LINUSE. The line check task sets l,INUSE in a particular mode and it receives and processes switchleg information as well as maintain the integrity of the transmitter, receiver, and the data and attempts to maintain the line free of any problems. The term LINCHK refers to the source code of the subroutine for this task called for by the executive.
Referring now to FIGURE 31, there is shown a flowchart of the entire line check task. Zen LICK
is called from the executive, the line use flag is examined and the value of the line use flag is loaded. The line use flag indicates one of the five modes discussed above. It describes the past state of the data line or the disposition of the data or transmitter receiver circuit shown in FIGURE l The first decision is whether or not line is free. If the line is not free, it must be determined whether or note the line was in a transmit mode the last time the line check task was carried out. If the line was in the transmit mode, then control is returned to the executive so that it can finish the transmission.
However, if the line was not in a transmit mode, it must be determined whether the line is stuck. If the line is not stuck, then it must be determined whether there was a bad preambleO If there was no bad preamble, then the line must be in a receive mode and data is received.
Returning to the decision regarding whether there was a bad preamble, if the line is in a bad preamble state then it must be determined whether or not the line is free. If it went free, then the line use flag LINUSE is reset to reflect that line is in a free condition. If the line was not free, then return is controlled to the executive. No data can be received because the data rate is not known. Data cannot be received until the line is free and good preamble sent so that syunchronization can take place.
Referring back to the line stuck decision three, if the line is in a stuck mode then there is a short on the data line. Therefore it is necessary to blow a fusable link on the transceiver decoder 56 -that is causing the problem which removes the mal-functioned transceiver decoder from the data line. Therefore if it is determined that the line is ln a stuck mode, a five millisecond pulse is sent down the data line in order to blow the appropriate fusable link.
Referring back to FIGURE 19, a data line clear is initiated by activating the Z2 strobe line and signalling on the D0 data line coupled to data I/0 418. A pulse coupled into optoisolator 456 effectively shorts a transistor 467 placing a resistor 469 in parallel with the series combination of resistors 464 and 466. This causes an effective low impedance to the power supply enabling more current to flow through the data line (data line 58).
This clearing current is appropriately one amp which still does not exceed khe power limiting specification required by the rational Electrical Code (NEC) for low voltage class two wiring.
After a line clear pulse has been sent down the data line, the line is again checked to determine whether or not it is clear. If fusable link 154 has been blown, the line will have been clear. However, if the fusable link has not been blown, the line will continue to be stuck. If the line has not been cleared, control is returned to the executive and the line use flag remains in the stuck mode condition. In this way, the next time the executive calls for the routine it will again note the line stuck condition and pulse the data line in an attempt to clear itself. This continous loop pulsing will continue until the data line has become clear and the line use flag is set to a bad preamble mode before control returns to the executive. The next time the executive ~2~

interrogates this routine and it is determined that the line is not free, since the line is not stuck, it will assume that a bad preamble condition exists and will check the fire for a time out into the line free mode. After the line is deemed free microprocessor 400 clears the line use flag LII~USE to indicate the free line condition.
If the line is free when the executive initially enters this task, the state of the data line is checked. It is determined whether line is being accessed by a transceiver decoder 56 or other remote device. If the line is still free the routine returns control to the executive. However, if the line is being accessed, then a preamble is being received and controller 50 can determine the rate of data from the preamble. It is then determined whether a preamble error exists. If there is no preamble error, then the data from a switchleg entry is read. However, if there is a preami-)le error, it is determined whether the line is stuck in a low impedance mode, the line use flag LINUSE is set to indicate that a stuck mode exists (the D0 bit in the SYSERR flag is set before control is returned to the executive) or to indicate a bad preamble exists and should ignore the current transmission. Returning to the decision tree related to whether the line is stuck in a low impedance mode, the line use flat LINUSE is set to indicate a bad preamble and control is returned to the executive.
Assuming there is no preamble error, switchleg data can be read in. If reception is okay, the line use flag is set to indicate a receive mode.
When in the receive mode, no transmission can take place and data on the line must be received. Once data is received, it is determined whether the switchleg is valid. That is, if the switchleg data is valid. If it is not, control is returned to the ...J I

executive and the line is left in a receive mode. If the switchleg data is valid, the switchleg information data is processed, i.e., controller 50 grabs the data line away from whatever devices are using it and transmits a command immediately to the appropriate transceiver decoder 56. After tne transmission, the line is left in a free state and control returned to the executive.
If the switchleg data was not valid, the line use flag is left in the receive mode and the next time the routine is executed another attempt will be made to read the switchleg transmission data. If it cannot read the data, it must be determined whether the line is stuck. If the line is stuck, the line use flag is adjusted to so indicate and control is returned to the executive. If the line is not stuck it is determinecl whether or not the line is free. If so, the line use flag is set to indicate the free line status and control returns to the executive. However, if the line is not free, then synchronization has not been achieved and control is again returned to the executive with the line use flag indicating that the receive move is in effect.
Relay Check Len a command is sent to a particular relay pursuant to a telephone request or a switch activation, the RELCHK flag is set. Only two bits of an 8-bit byte are used. Bit D0 indicates that it is appropriate for controller 50 to check the status of relays which have been pulsed in response to a switch or telephone request. Bit Dl indicates that it is appropriate to check the status of relays that have been pulsed in response to a schedule change automatically occurring in accordance with the time showing on the real time clock. The use of two separate data bits allows a more leisurely check of ~2~

relays automatically pulsed for a schedule change. It is not necessary to divert the attention o-f the executive to these routine checks. However, the executive is interrupted when a telephone or switch request by a user pulses a relay. The D0 bits indicates that -the status of the affected relay should be immediately checked to make sure that it has been switched. If it has not responded to the users override instruction, another pulse is immediately sent to attempt to trigger the relay again.
_riority Override Under normal scheduled control (automatic mode), the change of status of each relay is - controlled in accordance with the 7-day-24-hour schedule stored in the main schedule area of RAM 404.
For example, the schedule may call for Wednesday, G:00 PM, lights out in sector 712. If the user controlling sector 712 which has been given priority status (which is entered on the mark-sense card at the time the seetor definition is made), the usex will be able to inhibit the upcoming sehedule ehange from affeeting the priority overridden seetor by plaeing a telephone call to eontroller 50 in advanee of that sehedule change. To establish a priority override the remote user has been assigned a priority seetor ealls controller 50 by telephone and indieates that even though his lights are seheduled to be turned off at 6:00, they should remain on when the rest of the normally seheduled ehanges occur at 6:00~ When a priority override is in effect, normal sehedule ehanges will not affeet the status of the relays eontrolling the overridden seetor.
The priority overrides can be eleared. The inhibiting of an up-eoming schedule ehange can be asserted for seetors that have been overridden whieh have priority status. For non-priority seetor overrides, the override is not retained. Of course, the current state of all relays is retained even or non-priority overrides. However, a subsequent schedule change will affect areas that have been overridden by a command to a sector having non-priority status. Only commands to a priority status sector can override a previously overridden priority status sector until the priority erase time clears all present priority sector overrides. A
previously set priority erase time will automatically remove the priority request at a predetermined time.
For example, if the previously set priority erase time is ~:00 PM, and the user takes no specific action to cancel his 6:00PM priority override of the schedule lighting change, then his lights wil automatically go out at 8:00PM, the priority erase time. The priority erase times are stored in RAM ~0~ between address B266 and B276. The priority erase times are specified at the same time that priority status is assigned to a sector by the user. However, a separate priority erase time is not defined for each sector number.
Thus, at the priority erase time, all priorities entered by all remote users for all sectors are erased. If a priority override is required the next day, it must again be specifically requested by the user. This feature is advantageous for energy savings because if a user forgets to turn his lights out after overriding a scheduled lights out change, his lights will not remain on all night or all weekend, but rather they will go out at the priority erase time.
Thus, the building or office complex is constantly forced back into automatic schedule and specific action or scheduling change commands required by the user to alter that schedule.
Alternate Schedules when the system is operating in the automatic mode, it is regularly checkiny the real time clock 410 in order to determine when a program schedule change should be executed These schedule changes are instituted in accordance with a particular day of the week and particular time of the day, based upon a twenty-four hour clock. Nile the system is operating in the automatic mode, it is also processing telephone requests and remote switchleg overrides. In addition, it is also performing self-diagnostics as will be further explained. In the manual mode (automatic and manual modes are switch selectable from the console of controller 50), all functions are entered via the keyboard through keyboard display interface ~14. The system cannot operate in both the autolllcl~ic and manual modes at the same time. In the auto ic mode, no user interac-tion is required.
llowever, user initiated telephone requests for priorLty override and switches will be responded to.
In the manual mode, the system does not answer or service any telephone or process any remotely actuated switchlegs.
In addition to the main schedules entered for the seven days of the week and the twenty-four hours ox each day, special days, such as holidays, may require a special schedule. During those times, there are two alternate schedules available providing a limitec1 amount of scheduling capability without clestroyirlg the schedules stored corresponding to the main schedules. Schedule override, circuitry is provided such -that three possible schedule overrides exist. These are knwon as eight day override, ninth day override and schedule off. In the schedule off mode, controller 50 will not respond to any predefined schedule but will respond to remote switchleg activation and to telephone requests. Thus, in the schedule off mode the system becomes a fancy "switch".

The eighth and ninth day overrides are provided respectfully in RAM 404 addresses 710B
and 71~D. There are 32 entries per alternate schedule available.
Once an eight day override is enabled, there is in place a twenty-four hour schedule specified by the eighth day override. This twenty~four hour schedule will be continuously repeated until cancelled. There is no automatic sequencing back to the normal schedule until the eighth day override is cancelled. The normal schedule will continue to default to an override schedule each and every day.
ighth and ninth day and of f schedule overrides are switch selectable at the console of controller 50. Referring back to FIGURE 17, the eighth day, ninth day, and off schedule overri.des are shown as inputs to an optoisolator 412 coupled to the data bus of controller 50. Optoisolator ~L12 impresses the eighth schedule override on line D0 of the data bus, ninth day override on line Dl of the data bus and the schedule off override on line D2 of the data buso The use of schedule overrides provides significant advantage in that flexibility is provided for handling special situations which occur from time to time without having to redefine and reload the entire memory.
Dyrlamic allocation of Pattern Data Referring now to FIGURE 32, there is shown a diagram of the dynamic storage of pattern data in Al 404. In prior art load control devices, each pattern was assigned a specific amount of memory regardless of the number of relays defined by that pattern. Thus, a pattern including two relays took up as much memory room as a pattern including 30 relays.
Under the fixed allocation arrangement, each pattern would have a base address which would be added to some relative address to find the absolute address associated for a transceiver in a particular pattern.
This type of arrangement is very wasteful of memory space. The present system utilizes a dynamically allocated memory. In the dynamically allocated memory, there is no fixed amount of memory space dedicated to each pattern. Rather, if a particular pattern defines the status of fewer relays and transceivers than does another pattern, then it would occupy less memory space. In order to determine the location of each pattern from its preceding pattern, a bit of information is included in the pattern specification which indicates the number of bits of data within that pattern. Thus, if pattern 4 is being consulted, the bit indicating the number of data bits is added to the address pattern 4 to yield the address of the beginning of pattern 5. Thus, the pattern table can be scanned readily in order to determine the states of a relay in any pattern. Patterns can be expanded or contracted as long as the number of bits designated in the total bit byte i5 amended to reflect the new size of the pattern definition.
Keyboard Referring now to FIGURE 34, there is shown a schematic diagram of keyboard display 411 and keyboard interface 413.
Microprocessor 400 interfaces directly to a user console via a keyboard interface 413 and keyboard display 411. The keyboard interface 413 utilizes a standard keyboard display controller integrated circuit 502, suitably an Intel 8279, which manages keyboard and display operations. Keyboard interface 413 further includes driver and decoder circuitry 508 coupled to keyboard display controller integrated circuit 502.
Keyboard interface 411 includes a keyboard 504 including a plurality of special purpose keys and a display 506 including a plurality of liyht emitting diodes (LEDs).
Keyboard display controller 502 i 5 interfaced to microprocessor 400 via data bus 405 and control bus 403 with a strobe Z8 emanating from I/O Strobe 433. At prede-termined times, microprocessor 400 issues commands that set keyboard display controller 502 to specific modes which affect the information displayed by display 506.
furthermore, keyboard 504 is read by keyboard display controller 502 which in turn notifies microprocessor 400. In order for keyboard inputs to be read from keyboard display controller 502 microprocessor 400 must poll the status of keyboard display controller 502. The polling of this status for recognizing keyboard inputs is performed only in the manual mode of operation where commands from the user console device are accepted.
Display 506 is refreshed automatically by keyboard display controller 502 thereby allowing a v matrix multiplexing display technique which reduces the number of connections to display 506 thus relieving microprocessor 400 of the time consuming burden of refreshing.
The multiplexing technique used to drive display 506 includes a 4-16 line decoder 510, suitably a 74159, to select the column of up to eight LEDs to be energized. These LEDs form a digital alpha-numeric display for ennunciating failure conditions, system status, and prompt for interactive system definition inputs, e.g., sectors, switches, patterns, priority erase times, and schedule. Once an LED column is selected by decoder 510, a bank of LED drivers 512, coupled Jo keyboard display controller 502 and receiving information therefrom, causes the appropriate LEDs to be lighted.
Through stages of the definition procedure by the console operator, as well as system status and failure modes, the information displayed on the LEDs is determined by microprocessor 400 instructed by the firmware set forth in Appendix B.
The user inputs to proyram display, clear, manual control, set the clock, read the status, load and store on tape and for each of the definition functions (pattern, sector, schedule, priority erase time, and switch) are provided in keyboard 504 and are read by a scanning X-Y matrix managed by keyboard display controller 502. The technique of scanning an X-Y keyboard matrix is similar to the X-Y matrix of the display described with reference to the display above. The scann:ing of the keyboard is achieved by selecting a column of keys and reading any that is enabled by depressing the appropriate key of the column selected of keyboard 504. The depressing of a key electrically connects a column line to a row lineO
The column is selected by a 3-8 line decoder 514, suitably a 74156, coupled to the scan lines of keyboard display controller 502. As a column is selected and the row is read, the mechanical contacts of the keys of keyboard 504 are automatically debounced guarding against multiple contact readings.
Once a valid key is read by keyboard display controller 502 a flag word is set which i9 subsequently polled by microprocessor 400 indicating this event. The decoding of the actual key in the X-Y
matrix of keyboard 50~ that determines if a pattern, sector, schedule, switch, priority erase time, is pressed is achieved in a look-up table provided in the firmware set forth in Appendix B.
FIGURE 35 is a perspective view of the console showing the display and keyboard.

s Summary Therefore it is apparent that there has been provided an apparatus for distributed load control providing enhanced flexibility and consequent greater utility to the user.
r~any unique features combine to produce a highly sophisticated user interactive :Load control system:
- use of a low voltage twisted pair data line for bi directional communication;
- use of distributed "smart" transceiver decoders;
- use of a communication protocol and data format permitting data line arbitration among completing transceiver decoders;
- IlSe 0:~ switchleg and analc)c3 input circuits for condition responsiveness;
- time depenclent scheduling of sectors defining a sub set of relays and loads rather than scheduling of patterns;
- self-diagnosis of error and self-clearing;
- self-clocking synchroni7.atlon for magnetic tape reading; and - mode control of transcelver decoders via ~5 function words in the data stream.
It should be apparent tllclL the apparatus and methods and articles which are described above provide great facility and flexibility in the control of electric loads within a building.
In understanding the significance of some of the features which are incorporated in the system and apparatus, it is important to have an idea of the use of such a system from the point of view of a potential user.
In the first place the one feature of the system is that it is made up of components which are very susceptible to removal and replacement. The controller itself has basically two connections for a twisted pair of wires; it has a number of plug-in ports for accessories, such as card readers ana it has the conventional power source which can be plugged into a convenient wall receptacle. To replace the controller involves simply a disconnection of the accessory plugs, the removal of the two twisted pair of wires, unplugging from the power source and replacement by another programmer which is the full equivalent of that which is removed. Similarly, the transceiver decoder units are built to include a board which can be removed from operation essentially as described in this application, and which can be removed physically from its container structure for replacement by an equivalent transceiver decoder structure with a minimum of disconnection and reconnection effort.
In other words, the system itself is made up of highly replaceable elements so that a user requires a minimum of maintenance and service in order to keep his system functioning and in good order and providing the inherellt capability which has been discussed above Tlle factor of relatively low level of needed service is important in a system of this type because the user is not confronted with a level of complexity in dealiny with the instal:Lation or in dealing with the substitution of components which is characteristic of numerous other systems. From the user's point of view numerous features have been incorporated in the system which greatly acilitate the user installation and substitution of the components thereof with a minimum service requirement in putting the system to actual use and deriving the benefits including the economy and cost saving therefrom.
Another attribute of the system, apparatus and articles of this invention is that because of the numerous elements discussed and described above, the system is highly interactive. By interactive is meant that the user communicates with the system through interrogation and response and can adapt and utilize the system for the specialized uses to which his building is to be put. Such control includes furnishing and controlling energy distribution or supply within the building as well as in providing a desired lighting environment around the building.
One of the unique advantages of this system is that the features as described above have been combined and incorporated in the system so that the user can directly enter his energy distribution and control needs into the system and can establish control which is specially tailored to the user's particular building use and to the uses to be made of it. In other words, one of the results of the incorporation of the numerous features discussed above is that it makes it feasible for individuals who are not trained in the use of sophisticated control equipment to actually undertake and to establish control of the lighting within the building to serve the tasks which are to he performed in the building and to achieve cost saving economy in furnishing the energy needed for carrying out the tasks. This can be accomplished without the need for highly trained specialists to get the system working after it is first installed or to modify its operation after it has been working. Because of the described features the user need not engage in complex forms of programming to make the system operate or to perform in accordance with particular needs of building occupants. This is significant to the user of a building in that it is the user who has the greatest understanding of what the energy needs for the tasks are.
The system does not exclude the employment of a specialist in energy supply and control and the system can be used by a highly skilled individual.
However the highly skilled individual is not needed in order to initiate the energy supply and control within the building and in order to alter it to the changing tasks and pattern of tasks to be carried out. Skilled specialists are not needed to alter the energy supply and control when the building is to be used for other purposes.
I~hat makes this great facility in initiating and modifying the supply and control of energy in a building are the numerous Eeatures which have been incorporated in the system as are described above.
For example, one such feature is a great facility in exchange of the individual units. Ano-tller feature i9 that such exchange will be a rare occurrence because of the great reliability which has been built into the system. One of the contributing factors to the great reliability is the self-diagnostic features and the self checking and automatic establishing of the most reliable mode of operation of the system.
Accordingly, it may be seen that the features which are combined in the subject invention are very siynificant in the combination provided in that they contribute significantly to the interactive control and supply of energy by non-specialists and directly by the building, occupants and operators and users.
The foregoing is true although the control and energy supply which is achieved is at a very sophisticated level involving the establishment of numerous economical and valuable patterns and changes in patterns with conditions and with time. Further, one of the additional novel aspects achieved because of the incorporation of the numerous unique features 2~i of the system, as described herein, is that the system can be fine tuned to the individual tasks performed within the building and to individual needs of the personnel who perform such tasks within areas of the building.
Moreover, because of the combination of features and means to achieve these features as set forth herein, it is feasible for modifications to be made on an individual employee basis to provide optimum energy supply for the needs of the individual, but at the same time to optimize the economy of his use of energy and thus the overall use of energy within the building. This is illustrated, for example, by the accommodation to a "flextime" schedule under which individual employees operate at different schedules and where in a series of six adjoining offices there may be six different schedules to be followed based on the individual preferences of those employees who use the offices.
It is particularly significant that although the system may be used with such great flexibility, nevertheless, this can be accomplished by individuals making the changes in the schedules who tailor them to the needs and working preferences of employees on an individual basis and yet there is great reliability in the system because of the numerous features which are described above which contribute to such reliability One feature which contributes to the responsiveness of the overall system to individual needs and the needs for specific tasks is the feature as discussed above. The arbitration feature actually permits accelerated communication in a system which can have data signals generated from many sources for transmission over a single communication data link.
Such random accessing of the communication link by any of the numerous data sources is in contrast to the .

prior art schemes which depend on time consuming sequential polling.
A system such as that described can operate entirely by following a schedule, where there are no interrupts or overrides implemented by an parametric condition change or by a user override command. where the schedule has been constructed to achieve optimum economy then the cost of operation is minimized.
However, the criteria for optimum operation of the system is not operation at lowest cost. Rather what is sought and what is made possible by the system as described herein is an optimum use of a facility such as a building in the sense of both lower energy use but also in the sense of increased efficiency in use of the energy consumed to achieve the designated tasks within the structure. The significant gain in operation of this system is in facilitating a highly interactive mode of opertion of the system so that individual uses of discrete portion of the structure can control energy usage in their respective position of the structure. Such interactive use is both by changing the overall schedule or condition responsive mode of operation and by overriding schedule or condition responsive operation of a position of a structure. Accordingly while increased energy use and increased energy cost may be incurred by overrides of schedule or condition response the efficiency of use of a part of a facility such as an office, conference room, cafeteria or the like can be accomplished Other embodiments and modification of the present invention will be apparent to those of ordinary skill in the art having the benefit of the teaching presented in the foregoing description and drawings. It is therefore, to be understood that this invention is not to be unduly limited and such modifications are intended to be included within the scope of the appended claims.

~2;~ I;

.

A
Rt~ CODE FOR klC~OCO~E~ 1. 0 0 ASSOCI~ D IT TRANSOEIVE~ D t:ODER 5 6 . t~neral Elect2~ic Comr~:Ly~ 1379 A~55DA~~ 1 )~SS O A

ox Q~
Ox X213 . oaQ3 2l D . O4. OS~
OOO~i64~ 0(~ PA
OOQ8 5D 0~09 2C) Ol~OA9t:~ Ot~Q~ 5;:~
~OOC71:~ .Ot'~D 5 ~Q ~34 OO J I .
Of 12~3F ~013 5D

g . ~015 7.0 Q~ J A5ri . . 0~ IB 5D
J 33~ 3D 5D
~)S F gQ OF 49 0~2~ 01~21 Al ooæ 80 ~23 8A
Q~2~ ~7 C~2~ 3 C1~25 ~4 0~7 ~!3 0~3 ~8 Ot~2!;\ I.C
OO~.A0~: 0~2i~;- 7;~
C~02~ 8~ t~O2D 8 1 54 O i9 OQ30 . OQ3 1 8 3~ 2~ - 0033 0034 70 o~a~ F;
~03~ 9~ ~37 2~
O F.-, 87 OQ~ 2 ~0~ PA OQ~D By ~03E a 003F ~3 ~C~O 70 ~4 J EC
OQ~2 4, I D

¢~40 En Ot}47 ~4 , 0~ 1 - 0~ 1 1~4A A6 . 3 So I
C~C 01~ I D 2B

AC)DRESS Ill .,4DORE~iS DAIA
.
~05Cl FA 005 t A6 0t~52 i 0033 F7 C05~ F4 005~ 29 aos~ 03 ~:10~ DO
OQ5A . Q~58 QS
OQ5~:: AE Q!: 5~ 2S
OQ!~ }4 OQ5F 63 0~0 ~g O~Ci I
162. A 9063 29 CJ~64 Q6 to ; .8E
006~i 2E3 D0~
00~ 38 00~ W3 OO~f) 85 00~ J o OC)7~ 0071 2R
OO~Z A I 007 5D
00~ 8 007~6 B5 , or~n 2~
007~3 Al 007!~ rid .OO?Ji 2l:) - . 00~ B l 007t: B5 Ot:)7I~ 62 007E 68 C~07F 70 C10~30 tic 01181 I D
C~:)32 5~4 . , 0~ GF
0084 66 Ql:ll5 USA

6 , CQ~37 FF
01:188 SD . .OQ~9 ::~D
~0~3A 6E Cl:18E3 l:)O8C~ . 00~3D 64 OC1~3E 6 O{:l~F
C10~ OEI9 92 ~A5 0093 I r ~:iOS~ 94 00~75 g6 Qi~96 2~ 0:)g.7 EA 00 ~5~ 2B
009A 2B OO9B 2~
OCl~ ZEN Ot:19D 2~3 t:~Q9E 2E~ Ot)gF 2f~

.

Al En l:lAl-A ADD~!55 . I:~A

OOA4 i3 I QQA~i 05 OOA6 A6 . OQhJ .81 OOA~3 CIZ OOA5 OC
QOAA 4t:~ D0~3 By C~AC l )AD I t:
Ol:lAE~ 7D OQ~- EC:

QOB2 12 OC)B3 00~4 llA 0~
l:lEIB6 84 OOE17 OA
GOB8 29 0C~9 I
OQE3A EIC 00~8 29 40B~ QOBD 4C
By: 29 ~BF O I
Ot)CO B8 to t 1~1 ~0~2 67 - OOC3 68 {~01::~ 72 OO~i 5 t OQC~S 20 00~7 1 8 aac8 so ~cg 71:)

7 OOCB
00~ 8 OOCD ~6 Q~ 9 7 00 DCI A~5 0:: D I 3 1 ~D2 1 D l 7C) . COD 54 00~35 ~74 OOD~i ODD7 1 A
CIODB ~0 OOD9 8~
OVA A7 CI~B US.

QaD 55 . COnF 4C:
G;:EO B7 OQ1 20 OOE2 ~B 00~3 5Q
004 A6 OOE~ 81 OOE~ CC 00c7 3 Gory FD
00~ 35 O 9~
OK F8 OOE~ ~0 00 5F CO~F 2S~

2~i ;DD~E55 DAIA A~DR~55 DAIA, C70F{~ O J Us e .O(~F2 40 to F3 B6 Q0~4 07 QOF~ OOF7 8 )F8 7~ OOF9 OOFA 31 OOF3 ~q4 OOFC ~8 t:lOFD ~9 QQFE a:: OOFr 92 01 C~:1 5C So O 1 70 ~11 02 90 ~3 C~J
l 04 PA OJ 0!~
OlL~i 82 0~ a7 5~
OIC~ 80 ~J OA 51 EI 47 ~IOC 12 S~J.C!D El E ox;
4 0~o1 1 J 8 7t: - O 1 ~5 ~36 1 1 6 41;1 O I I J ~7 OJI~ 54 011~ At l IA .81 01 it 41 011~. 72 OllD 51 al I E 20 B
0~20 50 l:l 21 At Olæ .81 912~ OF
01 24 34 OI25 St4 0126 FB D ' 2J 9C~
~128 2g ~Ol2S 42 Ll12A Of 1~12B
SD .012D OA
~J 2~ 2~ J~
a G 3 1 3~
t:~.1 3;~ ~4 O 33 68 0134 7~ ~135 5C
0~5 68 0~37 67 OJ38 4C OJ3~
0~ 3~ 82 01 'Ei ~2 1~131~ . DJ '!: 8~
3E C1F 0l 3F l 2,~
f - I 34 -~D~55 ~IAXA ADI:)~SSDATA
., ..
01~0 ~2 1~141C~::
Ql 42 51:) 01 43A6 014~5 2~3 0~4? O
Gil 48 7E 1~149 ~2 01 4A ~4 Ql 4~ 90 014C I: 0~4~
Q~4 014F CO
2~ ) 1 5~ 20 ~152 IE Ql 53 50 01 5~ 11 5~0~
l 56 7~: U1 57 g2 0158 .F6 . -Sll~i929 D~5A 0~ SJ15F3Cl D 1.5C 2~) 0 I SD1 E
~1 50 015F 28 0 ~J 0 1 Ql 62 I B 0~3 3~
01 64 ~gl Ql~ ;2 ~66 7~ 7 5~3 t)l 6~3 7~ ;7 D16A So ~16B A

1~1 6E 5~ 01 6r A6 4t70 l D1171 IB
Oi 72 3~) OJ74 F~ 01~5 70 01 76 Qll 01 77 Q9 D17~ iF 01~9 3 017~ J 7B 20 ~J.7C 2 ~017D 5~:) Lo I JE 28 . 01 OF l 7E I B I ~4 5C 01~3 6F
;!1.86 0187 la 01 8~ DJ39 29 01~: I A 54 IBF 7~

.

2~

ADDRESS ~:IAT~ ADDFl'~S D~.LA

01~ 5C 015;1 IB
O S !~ 3 25 94 l 95 ~34, ~8 Q!~
~19 C1193 ~8 O19A 4i:1 Ql9B 5:7 go A also 81 O1 9E QE3 F 3?
01 A2 72 01 A3 ~54 DS 6B 1~5 tic 29 DIA7 t:O
~1~8 l:I OIAS~ A6 0~ AA gl 01 A Fl OtA~: ~7 CAD 6~3 1:13 AE 4D D I J~F I Z
OIBO IF OlBl 5J
0182 A 01~3 S)l 1 8~i ~7 01 BB 2E3 .0~ B7 94 I:J I E~8 FA D 1 Bg 5~0 O 113A ~7 I) I B13 I A
63 D~BD 6B
DtBE 70 .. OIBF 56 0~ 2~ C 0 DIC2 ~2 03S3 28 l 07 01~ 92 01~ 7 0 01 ~2 I O ~!8 Dl ENS Qi CF I F
ox g4 . ED} CD
D~D2 ~8 ~ID3 A5 nlD~ .21 C)IDS ~3 OID6 IF f~lD~ ~0 OID8 4D ~)JDg O
Ql LEA 21 01!:)8 .03 O~DC ~4 ~IDD 41 EllC)F A ûIDF 18 ~2~

DRESS DAIA Al:!DR~SS l:)ATA

Of 2i OI EY Y{:l 01~! f ~lB
l~lE4 JF l:lIE~i CC
Olh5 ID lo 34 OIL ~3 01~ 21 OI Æ ~IEi3 IS7 O 4 It 3 I
OIF~ 4E ~IEF ID
OIFO 84 . I;IIFI 0 ~2 21 01~3 L~I
Ql F4 I E I F~ 4C
~11 F~ 1 4 D 1 F7 1 7

8 5D 01F:9 01 Ft: ;22 I FD F8 l~lFE Eo lF
020t: go: 020t 02 6~ 02CI 4~
~4 5A 205 4D
5~2Ci~ 5B C1~07 40 .02n8 ~5 0209 C)4 020A g2 Q~OB I 3 . 020~: 84 . 02DD OE
020E~ 25 02DF Ot:~
02~0 ~3~ 32~ I 20 C~ZI;2 3~ ~213 8 C~234 3~ 0215 3C~
02I6 ~3~ 02~7 5~::
C:2 lB 29 ~21 9 02 û21h go 92lB 29 ~2 02 D2 1 D SD
~2IE .6~ D2lF 6B
OZ2 72 0;~21 5 ~o2Z8Cc5~ D2Z2722 .

ADD~55 DAIS ~DR-Sa Or 0~2 1} 02 33 go 0~36 2~ Q237 5F
.023-8 I 02~ 2 ~J23A ~0 0238 51 ~23C 90 ~02~ ~3 L~23E D23F 2Ci 02~0 OF 024 1 50 02^¢2 :20 ~243 I:) 0244 !;~ 0245 4A
02~5 rid 024J 4EI
1:124.Y 5D ~024$~
L12 4A O ~12 ~f3 .024c F~ ) E I
024 5C Q24F S~0 ~1250 .DC Q25 1 oh !I D t:l253 94 l C) 02~i 68 0~56 4A . 025J :~
02~8 4B ' 0259 ED
~125A ~54 t l25B ~6r ~251 4C 1125D 2 ~C)25E l:~C ~32SF Z
0;2.~ 2~ 1 5C
.02~52 9.0 ~2~i3 D2~4 6C 02f5~ 4A
0268 6!~ 6 4 ~6A OF Q26 En 4C
02hC 2 02~D C~3 02~E æ 02~F 04 ClZ7~ !7 1 SO
0272 B3 . 0273 oz7¢ 6F 0~7~ O
027d I D 027~ g7 1:12;7~ 27~ 2 1 027C A2 1~2ql) ~58 C127E 6~ 027F 4A
. . .

A~D~SS Dale DD2E~i ~).4TA

02~0 Ee D28 1 t F
Q28~ g4 ~2~ A
2-~4 4D ~2 85 5A
~2~5 7 I:
0;2B~ 1 F .1:~21~9 94 ~28A a2s~ 4C
02&C 5B ~:12PD ;Zg 02BE 02 C128F l .t~290 .. 2 I C12~7 1 .04 ~292 ~4 . ~29.3 13~1 1:~2!~4 SC L~.5 .570 E8 0~?7 I D
~298 ~56 02~S~ 94 02~A æ~ D29~ 5B
7C go D 50 ~ZQI~ . 7;Z 029~: 5 1 a~Ao 4A 02A I ~;D
02A2 57 O~A3 48 02A6 6~ 02~
02A8 4~: 02A~ FO
~2AA E 1 S:l2AB 5C
Çl2J~C 2B QUAD 06 r~2AE OAF æ
n2B0 Aa ~2~ 3 S:~7 OZE32 2B O?B3 06 02B4 S~F; Q2~ .8 .0;2B6 CIA 02B~ 20 Ci2B8 2Bg 2~!A , 6 .~32BB 9 l ~2.P~C D7 02BD 3 0~3E 9~4 ~BF F~
a2~ 0 12C~
02~ 2~
1:~2~::6 6C C~2C7 ~3 02~ 50 . 2CS' 7~3 02Ct~ 2C:~ 4A
02C~ 2CF . 0~:

.
.

ADD~i DAl:A ~DP~S DAY
a2no So Ea ~ZDA æ~ 02DB 03 5:~2D0 .~2DE OE Q2L)F
~2~;2 2D Of A I
D 02E.7 ~4 ~2~1 .OB Qæ~
02A ~9 `02~B 3r ) 2û
1~2E~ F 5 1 0~ 29 02F I Q2 02F2~ ~5 02F3 I':
~2F~ 5c~ ~2F~ A
l~2F~ 2F51 .51 02~ 8 Q2 ~$ C2FD ~B
D2F~: 5A 0;2Fr 20 Q:~2 En 03Q3 ~4 0304 tSF a:3a5 4C
030ei D Q30~ 9 030~3 OE Q309 2t .0~ Q3D~
11 tl30D ~8 93~ iA . . 0311 4D
Q3 1 2 ~B ~31 3 2~9 031 R B4 ~)31 9 0 ~:)31A SO 03Ja ~0 ~31C F2 Q31D 2g C~3.~ 0.2 Q3JF IE

2~i iR '55 D,~ RE~iS DATE

Q320 28 Q~21 C1~5 æ
~`~2~ 16 ~:t325 6~i .~32~ I D 932;J ~4 q3 8 04 ~}25~
.~32A 5~ 032!3 ~2 Q32~
C132E~ 52 0~ 4D
.033Q 53 ~31 2~3 a 033~ A
)t 033~7 28 3~ 0~; 0339 C)3~ 29 03313 02 ~3~ 33D 90 ~3 A2 ~33F Y~
Q34a BD ~0341 gel 1 )343 9 6 ~1345 9C~
6 DA . ll~4J 90 C~3~ Q34g 90 03~.~ 0~ ~34B 9~) Ci3~C 07 O~¢D 9.Q
03~ 2~ Q34F gO
Q~5~1 ~5 Q351 90 0~ 06 0353 ;28 ~3 54 0~ 5 D9 03~6 ~4 ~15.7 E3 0~58 A 21 03~iA 30 Q~S3 14 ~5C ~3 I:R5D 12 D 3 5E. l Q35F E3 O ~SD 2 1 Q36 1 03 .
03~2 64 03~3 PA
En . Q36~ 22 C1366 ~0 Q3~7 52 036~
03~ 41: Q3OB 53 Q361:) 06 ~DQE55 Al:;DRESS OATA

C13~.0 E0 ~171 90 R3J:~ J Q375 ~0 ~3~ 84 Q3 n E l ~;)37f370 ~3~9 E3 1 Q3~ 1 8 03~C 51 037D 4~
0~ B I C137F Z8 03~30 Q3 ~R81 A2 ~1382 2~1 03133 1:~3 038~ o 1:~38~ .. 7 03 ~:J38E~ A2 L1385~ ~0 ~38A SCI Q38B 41 .038C 19 Sl;~BD lo C~3E 2 ~3F Bl:l 03g 1 40 Q392 I i! 1~393 E 1 .D394 53 l 5 ~8 ~3g.6 22 039? !;~
.0398 5Z ~3 2Ci ~3~7A FF ~3913 i37 Q39(: 039D EA
03~E 27 .. 039F Q6 O 90 1:)3A I .C8 Q3A2 70 Q3A3 E1~5 fl3A~ lA5 A8 03A6 52 03A7 2C) ~3A8 38 03A9 BS
~3AA 2CI ~3AB 3 1 ~3AC. E37 03A1~ 21 . D3AF ~0 03Bt~ 4 FC
~:)3E32 42 ~38 3 B6 Q3~4 A? ~13~5 12 038;5 574 CL~B7 FD
o3Ba Jo O~B9 18 038~ B5 O~BB 21:) D3BC: I 9 D3~D 53 - 3.3 Q3~F 9~
.

~2~

-- 1~2 --ADD~_SS DATA ADOF~S~ DATA

1:13CI~ 31~ 70 QlC2 B:t 1:13C~ 42 03C4 B6 1:13~i A5 ~13C62 it 7 ~0 n3C8 94 7 8 ~84 ~23Ct~C~3 D31~D 113 (I I A Ç13D I ~7 O C~2 pa ~03Q3 A:7 .. 03D~ 56 . Q3;;1~ ~0 Q30~i 81 Q3D~ 59 a3Q~3 A Q3D9 !; I

03DC ~3C)1:~70 ~3E 1 04 .03E4 51:) Q3Ç~5 A6 Q3E6 1 Q3~:7 F8 Q3~B A6 Q3EA F~ 3EE1 70 03E~: E36 Q~ED 70 03E B7 Q3EF .54 03FC:) ~4 l Q3F2 71 ~3F3 51 n3F4 2~ Q3F~ 78 .03F6 5{ ~7 3 03F~ ~4 Q3F9 04 Q3FA 03FB .84 ~3 45 03~D ~6 Q3Fe I Q3 FF F.8 ~4~ DAO BUS
~2 98 7 O~D4- 7.'i) . D4D5 8 .CJ40~ 3a 5~0.7 ~7 040Q l 0409 I F
O_OA YE - COB 8F
040C CC OLD ~8 04G_ ED 040~ 5.2 2~L~S
-- 1~3 --.

.

ADI:)2~i DATR A~DEi!1i5 DAl--041D ~0 04.11 . ~3 ~4 l ~3 0~ ~5 ~8 ~16 07 041,7 D3 0418 ~!~ Q419 041~ B ZEN
~41C D41D C3 1:)41 28 ~041.F LN

94~3 OA
04~4 q2 0~S 05 ~4~!~S 7 1 . 2:~ 50 ~3 90 Q42S1 IB
D42A 7A S~42B 50 ~D42C: ~13 04~
042E YE a421F 68 t~430 42 04~
0432 l ~4~3 1 0434 5~ ~435 33.
0436 43 ~:14~7 1.8 ~3438 1 F 1}~39 5D
043~ ~:2 ~43 B 18 OA3~ 14-~ D ED
~43E ~9 043F 01 S:~440 O - Cl44 20 04~42 9Cj 0~3 50 D444 2~ 4~ 07 D44,6 7 C)447 6 5B Od~g 20 L~44C J B 044D 70 D44E~ IE 04~F 1 045~ 54 0~5 1 73 04~Z 55 û453 34 ~456 15 045.7 84 ~458 OA ')459 A6 ~45A 81 0~5~ F8 045C: B 045~) Ab ~4~iE 91 04~ F-. . .

Al:~R~SS DAIA A

A5)A 7 ~49F ~}~
o44 E D9 04A3 ~0 O PA ~7 04AJ 5D
04A8 ?~:. . D4~B 5C
04A~ 42 old .o, A 2 1 04AF 12.

: I .

ADDPlESS ~ATA~ ADD~E~i DAIA

04i~1 4~ 4 32 ~12 . C~3 4 3 ~84 50 ` O~B~ 42 04E!6 .21 1~4a~ Q~
04f38 OF D4a9 1 E
.0~8A Q A 04RB ~8 D4B~ D (:)4F3D ;2A
04E~E 0~. 04BF DA
04C0 8E 1:~4C I 1 1:)4C2 50 a4~3 Z9 O 15 L~4C~ F0 1 4 US' 9 F3 .~'SB
D4CC 6C . 04~
04OE 21 04~F F0 0 84 Cal 23 t2 91 04D3 41 û41~5 9 1 OAD6 ~$3 04D.J 13 (:~4DF~ 91 D4D9 I E
D4DA 72 ~4D8 5C
~4DC t DD 6.i C)4DE ED D~)F 50 04~2 6t5 6E
~4E~ 2B ~:)4'5 0~;
~4E6 7~ 7 ~5 ~E8 USA 04E~ 40 5D . 04EB 41 D4 F~ 50 04E0 20 D4 E:: 0 1 0 66 . 04F I .

~F4 25~ 14r~ US
04F~ 7 O~F7 20 O~F8 10 1:)4F9 F{~
04F~ 22 . . O~FB 02 ;C t~l4~
C~4F_ 6EI Off $~:) ., .

, .

!

`:, .; , , , ~DI:)R!~ ATA A~DI~ESS 1:: AIA

.
Qsa~ Jo aso 1 4~

~5a4 PA ~505 2~3 ~050~ 5 Q507 76 05~3 65 Q5~ ~8 Q50,~ Jo l:~S03 5D
D50t:: 41 DSOD 5D
~OSûF 71 OSOF 51 05 I D ~56 . ~5 i I bA
2 9~ 0513 1 Q~i J 4 2~ 5 SO
.~514 F.E: 1:151 7 ;!2 ~751~ 51~ 5~:
Q5 1 A 6cS ~.5 J.~ 6A
0511; 40 C)s I D 50 ~51 4{) ' 053F 51 057~:) 65 Q52 6~3 Q~ 1 0~ 52 D524 40 t: 5?~ 5D
~5~ 4 1 052.7 5V
~528 6~ 052~ 6i~
05;2A 40 052P 5D
û52~ 4 1 .052~ 5~
05~F ~:3 ' D52F OF
Q~;30 20 ~5 l 8F
~532 5- ~533 7F
Q5~ 5E 053'i 42 05~ 5E ~5~7 90 ~53~3 35 ~53g 20 A 20 Ll~ FC
a53c æ ~53~ l 05~3E 5C Q5~F 66 05~0 6E . 0541 05~2 ~0 0543 4D
0~¢4 5 1 . 0545 ~5 0546 bA 0~47 20 0~8 1 o o~i4~;7 5 C~4A 90 05J,8 ~)~
05~ C ~5'',~ 2~
.C54E Ft:: D5.F gz ADD~?E5~i DATA ~lDD~S

~,j 0~0 OA 0551 I.
05~i2 ~18 O~i53 5~:
Q5~i 13 i6 !~ i7 O
05-8 9C~ ~;g a 3 055B 3C
055C 134 C~55~
.,. QS5E 13 C~S~F 13 0~5hO JO Q~i6 I FA
05~2 ED 05~3 F~
564 50 . a5~55 153 056~5 OF . L15.~ 73 . 0~8 5E OS~S9 40 L~56A vie Q~ 41 .. Q5~: 5E Ll~i6~ 64 ~D56E æs F ~0 Q57.0 3~ 57 1 70 Q~i~2 5C Q!j-1.3 ~g ~57~: 00 Q575 3 057tS ED 0~7~7 5~
Q57~8 2~ . 0~;79 ~7 ~5.7A IE 057B 82 Q7C 0~ 157D 71 Q5:7E ~2 ~57F B4 05eo D3 . Q5131 1 3 Q582 91~ 583 F~i ~8~ F D585 52 ass~ 90 . Q5E3~ F~5 a588 1~ 0589 53 DS8A I D OSBE~ 82 a58c OD 0~8D FO
i9E 58 055'~ l 0~
059~ ?3 40 05g4 lf3 0595 F3 05~6 ~-~ a~ig7 50 0598 I C 0~ F t ., 059A 5 1 . ~59B
1:)5~ 055~
1~5~E L)6 059~ 4 t æ~
. ! - 148 -:
., AcDRss DAIA ADI-~R5SDATA

05.40 IB a~3 F3 5~3 5 1 Q5A4 l 05~A5 40 .05A6 ~3 . Q5A7 YE
Q~U3 FE Q5A5~B
05AA 4C Q5A.Bi34 ~iAC SiO ~5AD ~0 ~5AE ~3 05AF 5C
Q5~0 ~0 D5B I 52 05132 S3 05B.3 SA
.05B4 20 05BS .10 .OSBfS ~5 Q5B7 A I
lo t SCI ~5~9 78 ~05E~ 13S O~;BB A5 D~B'~ 2 J , QSE~D O
D5E~i-t C~513F A I
05~ 5~:: 1 20 .05C? 1.8 05C3 E15 05~:4 65 f 3 EC ~5 9 .25 050C ~5r~ D 07 Q5 O r 2 8 05D0 ~:15D I42 0!;~ 5A 051: 343 D51~6 1{) O~I~i 20 D5D ~3 28 Q5~ 4 05VC 5D O~iDD 28 O~E0 a4. . f sa O ie VIA A

C)5~ Fa -'- 149 -ADDRES5 DAl:A ~)RE~ )AIA

05F0 6~ - Q5F J l ~5~ 25 05F~ FF
05F6 B4 05F7 6r) 05Fa 0~ Q5F9 28 ~iFA D6 ~5FB 7~
QSFC: 42 05Fi: SA
D5~.E 43 f~l5FF 5B
060 1 ~15 ~02 29 0~

O~O~i SE 06CL7 28 1:~6~ j jog 73 .84 QSUB 5S
Q6~}C 4A , Cl~OO F~
060E .5~; 0~5~iF 4A
O~ilO -I 0~11 .`FI
~61~ E6 C16 13 51 Q~ l6 l I F~3 ~616 E4 - ~517 SA
D~l~ F4 0619 5B
Q6 I A 61:: 061 B 40 06 J 1:: 5D ,06 1 D l 06 t E 5D 06 I.F 4A
0620 FA ~)6~ 3 8 .
~SZ 3B Ob23 64 0~ 68 ~0~25 70 1:)6Z6 EC Q62~ l ~62~ 5~ 0~ 2 0~ F Q621:~ 4A
D6Z 1~8 0~2F FC

0~32 4~ 33 1 8 O~i34 F~ . 0635 E3 Q63~ 51~ 7 !;'0 07 0639 ~0 ~53A 31 Q~s R 4A

~163~ 51) 063' ~8 .

~R~SS .D~T~ ADI:1P ::55 DATA

06¢C .AO .D S'~
~06~2 2~ 3 0~
064~ D I . OHS æ
06~ C4 0~47 5D
C1~48 41 0649 5D
0~4A 6B 06¢B ~Q
. 56 1~4~) 2~8 YE OJ . 06~F 92 . O~i.O 2~ )7 0652 9~ D~53 Z.8 ~)654 ~7 065~; 92 0~5~i6 28 07 pa ~2 0~$59 4~5 0~S5C . 5~ D65D ~4 0~55E 20 i~6~iF I B
0~i60 E35 D~il 29 0662 C~ -06~4 ~4 ' Oh6~ 5A
0~56 5E3 ~61S7 4C
D~S~3 51 t669 QO
~66~ BO ~563 1 D
066C ~?4 . 066D FO
06~5E 41:: ' Do 5C) 0~570 70 067 1 5A, 0672 251 . D673 llS
.n~7~ ED Q~5 ~3 D676 3R 0677 5:~
Do Ff: 067.9 53 D~7A l C 0~7B 08 D67E 18 Q6~F EC
Q7 . 0~81 28 D~82 D6 ~6~3 7~
Q~84 42 068S FA
ox 8 4 . 0~87 0 068~ 5A 0~89 FB
06B A 5B 0~8 B 22 D6~E I A 468F 72 .4~5i L_ Dl:)RE5~ 4T~ ADI: ~E5S DATE
-0~ 3 .. 56 ~69 1 ~8 1:16~2 C?6 . - . -0~513 F4 4~ 95 1~4 O~g.~:S 2Ç~ 0~0

9~ - ` - - - ~6 99 0~9~ ;~? 06gl:~ 03 ~b9E DO -- : 0~9F 08 62 - - - 06AI . 6EI
06A2 Q3 . 06A3 . 5D
16~ 41 9~A5 5D96A6 42 ,~6A~ 5D
OtiAA 70 06AB . 5 O~AC 28 ~6AD 07O~S~E 5!2 0;5~F 2~
06~ 7 06B I . 920~5132 z~8 - .a~iB3 . OJ0~4 92 . i S36~5 28 Ox 6 07 ~iB7 92 ~6B~ . .0~8 5C
~B.~ 09 0~ BD 2 06~. -0~5 06BF l:~F
(:J6C0 64 06C:1 6F
Q6C~ 061~
06C4 5~ . -D~C5 02Q~iC~ . 06~7 .FC
Q~C~3 5r l Ox 4 06CD 05 ~:16~ 2 1 . ~6~:
C6~30;- ~:17 : Q6DI 03 no iB- - - - - 06L13 .51 QuSD~ ,45 - ~:)6~ IB
O~D6 21 0607 Q~
O~DP. So 06~
06D~ ~8 . D~DB 70 O~D~: E ` 06DD R, if 1 5 Oo~F 7 1 , :', ' ' , ' , . ' " . :., ' . " , . - . .' :,'''' -' -.. , . _ .- ", t i ADDi~E~SS DAIS )R55 DA' ~5-0 -5~5 Q6E~
~6~ 54 06Ç~3 77 ~:)6~ 5~; Q~E~ 34 06E~6 5;)4 06E7 04 06~ 6Eg 9 I
J ~)~ ~5 ~6K: So 1 06ED E:E3 D~EF 2!? D~SEF Outs Q~F~:) F~ OF Al 0~F2 00 Q~F3 I{:
O~F4 A6 OF
~06F~ 24 D~F7 AB
~SF~3 l ~SF~ 2 l D~FA FB 98 ~sS F 16FD 2Q
Q6Æ I: Q~5 FF 55 Ox 0~ ~;8 D~02 35 ~03 84 070~ Q~i D~Q5 At D7~6 2~3 ~7D7 9Q
~Q8 F~ 1:7.70~ 7C
ox 070B 5 O~?Ot:: 2Q , 070D 1~1 070E B5 ::~70F A6 0~;0 A 0711 34 0712 B4 0713 Og 0714 AtS ~715 Rl ~071 ki F~3 ~7 17 A
.07.. 1 R J I S' F8 D71A 9~ D71B sa 071 t:: 2~3 0:71 D 98 Oil l E E~5 071 F ~8 07~0 !~4 D72 1 E I
~7Z 20 0723 4~;

072~ 6~ 07?.7 4D
Q~23 5J 07 ~9 7~3 ~1.72~, ~8 ~72E~ ~5 0.72~ .84 . L)~2D 0 D72~ A6 L172C

ADDt?~a~S DALA S DA

.~:17~2 3 0 1 Q~34 ~3~ 0~35 f:J~
0736 2Q 1:~737 l I
0~:~8 54 0~3g 7~7 0.73A 91:) D73B OS
S~7~ 77 L173D 5 ~73 20 ~73F .11 E~7~ 0741 20 D7~;~ lo 10743 B5 D744 A6 ~:)7~5 A5 1~74~ 34 07~7 L):74~3 .09 G7~9 A6 074A .81 .07413 F3 0~ A6 07 4 D B I
~sSE Fly . Qi'4F Y.CI
07~ ;~6 ~75:l ~0 ~752 ~8 .. 07~i3 E.5 ~:75~ 38 07 . Q7~itS Do 0757 0758 - l 59 57 ~75~:: OA . D75D 25 ~7~E 15 '(:~75F 94 07~0 t:J Q7~ 36 a762 ~4 0;~3 BF
Q7~54 2() 07~i5 ~6 076~; 5~ ~767 35 0.768 ~4 C~7.~9 04 ~76A A i 6~ 90 ~7 C FEZ Q7 ED 20 D7~E l 076F ~5 0770 64 0~ a a7x2 70 773 _S
~)774 3B 07~~i J C
~7:76 2 1 07.77 CO
~)778 I C ~7~9 .0 7~A J ~77 077C 90 077D F~
077E 11~ or 1-- i5~ -.4L:)ORe~ DATA ADO~E~SS D '1 ~7~0 1:~781 1 ~7~2 lE: D7~
4 51~ I; Q.
0~86 ~34 07~87 0~5 1:).7~18 E~7 . Q7~9 ~!0 07~ . EA 0:7~ B6 ~7 8C l CL73D 7 I
07BE By' D7~
t~790 9~ . L)7~ 8 a7g2 46 ~-J93 1.3 ~7!; 56 Q795 72 ~'96 5~; a7~7 ~4 07.9B I l 0 7 5,9 70 D7g.~ 50 0 79S 4C
~75K: 1~3 0:7gD 91 07~ Q2 ~7.9F 30 Q7A0 JU ~4 07A2 04 O~A3 13 ~7~A4 90 07A5 ra ~J7A6 71 ~7A7 FV
07A8 46 o~7As 9~

07AC 56 07AD ;35 0~ 8~ ' D7.A~
~BO 13 07B I ~6 07~32 74 .O~B3 5 i~7~ U 0785 50 I:LJ8~ 4E lD7a~ 1 5 a 9o 07E~9 E4 07.BA l O~BB 4D
~7R~ 2 Q7~D 52 ~:17 aE 4D ~7BF 19 07~ 1::3 . 07t::1 53 ~7~2 IC 07C3 ~3 t:~7i-4 1 1: 7~5 0 1 O~C6 07C~ 43 07C8 l 07.C~ 5 O~CA 42 07C8 12 07~ 7i~,D ~3 ~z~

TRESS QATA ~RSS DATA

.Q7D2 1 C D7f)3 $2 O~D6 43 1~7D5 52 Ox 7~
IDA ORB ,4g C Aci 07DD A
QJ~ 9A ~71 LC ,Ssg 07~0 17E I g5 O~
. Q7E4, 66 ~:)7E::8 Oft E6 SA . S~7E7 5g n7E~ 5~ 07E~ 55 07.E8 00 07E~: C0 Opel:). I I
07Ei~ 4A O~EF ,B I
07F0 4B ~7~1 ~0 07F4 A ~7 F~ 81 ~7F~ FE 07F7 gO
1~7k8 F5 ~7F~ 28 A 2B 07E~B ~B
07F~ , 07~-' 2~3 D7~E 2~ D7 FF 2f~

APPENDIX B
MACHINE CODE FOR MI ::ROPROCESSOR 400 ASSOCIATED I~II~ CONTROLLER 50 ALL ~LIJ~:S It DECI.Ii~L FORMAT
C;eneral Electric Cornpany, 19.79 OOOOH~F3iL 31H rrrl ~FH 2~i r~H BFH 9EH )~111 7~t ODH CZH 09H OQH OH 39H
OalOit-IIH Q9~ IH 81H I! CDH 39H IIH 3~ D6H ^~ 52H H 2?}1 0020~ 0H 1 3H 3E~1 OOH 3H 7:~ 02H OOH OOH OH DO OOH C3~1 l 13~ OQH
0~30!~COI-1 .OOH 04H QO!t l H OH O DOH DC!H 20H O C3H 13H l C~40~iA~i 04H 2~H ~2H 8ZH Z2H A5H AH 81 H B2~ ~2H OH 9~1 OH 7FH
OQSQ~ CD)I EhH 3:æH OH ~IH 1~}1 C31 Dl}i.. Ol:~H F3H 3iH F~ E3EH ~:3H 3~H
00~0~1.111 C;:IH l-H llH 3 H ~:H 3211 gOH BE H 0IH i 9EH .~
C1O7QH~IH C2H 5~IH OOH .CDH J31i D2H DaH .I~H OH Cltl OH 0!~1 0H 94H
~80}~1i:H C3H 7~M OQH CDH ~6H iIki l~H ~3H EiEH 2FH 32H ~3H l C3H I
QC~90~(:~011 DH a3H 07H i~211 ~?H OH 32.H OH 3E~ H C9H J9H 2.1M 41H
0a~ ~3~ OEH OOH CDH l:llH JS~ C3H ~7H aOH l~H eEH H ClH asH Oa}~
OQ~CDH OH J91~! 21H 38H 38H r~H ~U.H ODH CDH We 13~H ~FH ~12H J,EH ~::H
QOCGH~H OCH D,~ H CaH A 19H FIH DæH f OH C3H BC)H t~H 1::1}1 ill OOrW~lH 3JH Frl Fit 3J~I.~;;IJ HI E~H OH C211 :!9H OiH C )H 26H O-H Of OCOi~AlH I~H CDH 2bH OIH AH 81H B2H E~H OH &ZH DJH OH 91~ 3H.ll~ki OOF~F~H l2QH ~:DH 2~ H Cl)~1 ~LH 1511 !H OJIl 3JLH 4DH BEH 5Trl 1 2H
D10CiH'~lAHOIH ~D~I A4H 12H CaH 2~i OH l:~H 9~H J~H Of 26H OLH 0H 0~H
al10~39tt C3H 2~H LI~H OH .2UI i9H O DIH Ox CDH B7~i 15H l:DH abH DJ,~J
0J2~H ~4H I~H C3H DIH OOH CDH ~l:H 02H C;:H 41H OiH I~H ~FH CI~H FBH
Oi3C~3~H ~3H EiEH B7H C3H i:lIH C.3H D.IH OOH C3H 5AH C H 3AH ~rH BEH B7H
OJ~OH~-C!)H FaH C:IH l lil 1- H OH BOH DJH C3)H 9FH IFH CDH 9~H IFH CaH C)H
0~50H~:L9H 11H C3H 13H IE~I ~DH 7FH .OIH Cali f I~H ~DH ~4H 3.3H ~IH 7--ci CU~SClt-OFH ~tFH 32H 45;~H aEH 3 H ASH 9~H 32H OH BEH 2~H 53H ash 11H Ir~l CI~O~BBH OEH 0~1 CDH 53H OEH S:DH.3~ 1~H ~)H C~4H 19H C3H DIH DOH Ai:-rl 01~32H 50H BEH 32H ~eH 3EH 3ZH ~DH BEH lZH ah BE~I 32H ~3H E!EH 12.'1 al9aH~17H BEH l--H C5H 32H 52H BEH 3~H OAH.3ZH 51H ae~H 3EH Q5H 32~H ~8H
OJAa~BeH CDH 62JI 0~1 OH 9FH JFH 3EH 3CH 32H 45H BEil 32H W~l BErl C9H
~1901~a3H I~H ~H 20t1 O ASH IJH l:DH glH IZH 3~ ReH 3DH ~2."
O.ICQ~SH BEH C CSIH DIH Cot E2H OIH C9H 3EH 3CH 3~H ~15H 9EH 32H OH
O.IDDH--i3Ei~ CDII ~7H oat D CnH OH OH LAH ~2H E12H FEH 23H C:IH 32H 42H
OIEO~eEil ~:9H 3JH .9~ Bell B:7H OH Jf H 02H ~Frl 3~H ~3H BE OH ;2.~1 01~5.~d311 B~H FA!I LCH C12H ?9H 32H 4 H 3EH EgH 03H ~2H 07H 22H Ç~X
OZOOH~;2H 5~H 3E31 Ott CFH IEH C9H CDt! L;~H J9H 21H 5~ 38H OEH OH Cal 921C!!~D3~t 19H C9H CDH Ç4H 19'rl 2111 .8lH 38H OEH OH OH D~H 19H G9H an 02201~6H OZ!i )H e9H 07H lo Dil 92H 3AH IrH 57H l~H F.rl O l QZ3Q~2H 1~1 ~BH OEH OZH OH 5CH If3H J,A~ qH ~:~H J5H C9H J~rH 32H CH
02AC~a,EiL 1~1 OH r3~t 33H D2H 3A11 ~4H B7H~C3H CIIH 1:9H 19H O
0250H~1AH l 32H ~dH B~;l 3AH .BI~j B2H EJH CAH :58H 02H OEH oaH .CDH 5_-i 02~D~IAH 2AH 82H B2H C3H f~H n3~ C9H ~H..~H 06H OH IEH 71H-~nH 52H
02~W-IAH C9H F3H CDH.39H IIH 2IH a8H 38H OEH OOH QH D3H ~9H.21H OOH
02BOH~OOH 29H mH B~H ~lH OH GQH 2QH EbH 9QH C2H ~IH 02H ~3H OOH WH
0290n~BH..18H OH a8H C2H lJH 02~ OH 3~H D9H If H OH C2H A7H Q~H
02AOHs05H OH ~7H 02~ C3H 9~H 02H 3FH 02H 3ZH OH ~FH C3H o9H Q5-n 3L~
0230~ H B~H 9~H OH ~7H ~3H f~H OH ~lH OH OH f_H OlH ClH OH G2H
Q2~0~-F-~H OIH OH CaH 02H OH 02H OH Q5H E~H U H OH ~QH 3LH 05H
o2DO.~dF~ OH OH DaH I~H OH ~DH ClH E~H 02H C5H ~lH ErH 02H DBH 12H
Q2EnH~E6H.~OH r~H EBH C2H ClY D3H 02H CDH 3DH 05H DAH F~H ~2H ÇgH 3 H
02FO*~O~H 3ZH Rex 9E~.37H ~9H ~fH 3ZH ~BH f 3~H ~9H By H F~4 ;~H
0300H~d~H OH 3~H Us C9H QH r~H Og~ OH CDH D9H 18H OH ~DH OH
.Q9~0H~3gH Q3H Q5H C2H O9H D3H CaH 3CH IAH 3cH 07H D3H ~BH Q~ I~H F~H
C;2~is31H OaH OH OH CSH OH OIH OH BIH 08H OH OH reH OH 35H D3H
Oi3D~3AH 49H ~cH F~H OIH 32H ~9H 3EH C9H ;~H 49H 9E~ E~H r:n 32H 4Dh 0~5~aF~ 3Ei n~H 12H ah a ash Ç~H 52Y ~5H O f D3H OH F3H OW
0350~3CH AH 2LH E3H OH OH 97H 04H DlH ~9H D~H F8H oCH F3H 23H ~DH
03~0~D2H 04H DAH D5H 03H 02H OH DJH l ~7H 9E~i 7~H 3æ~1 OH aEH
037D~F3H 2JH OH 8cH Qii OH 9~H l~H c7H 3Q~ 91H ?2H Do H ~æH ail 0~80i~03H 2i~ E311 8~1 OH OH I~H D2H ASH 53H 31H Dl~ 3E~ 30H 3~H '-QH
033~01~21H 9H B=H ~IH SAH 04H l H Pc--rl 91H l AH 9-~ H CQII 21~1 o3~9H~E3H SEH OH Z4H OH OH 3~H D8H 8~i F~ D5H OH OH OH Z3H 5~H
~BOH~a3~-1 L)IH I! DEH 9~1 9H. 2y ~U~ So 11H F':~i 3EH ~rrl 12.H 7Dli 3~H
O C2~-CAH ~7H 03H JFH 6rH a~H.EZH O'H 7C~ JFH 67H 3~H DEW Hi 3CH 32H
03~0H-~aH 3EH C3H 3~ a3H OH DZH OH O-H CAH ~9H C3.'i ~bH D3H C;H
03EDH~09H 03.'1 7CH J.F~ 67H 3AH DEH 3E~ DAH F2H ~3H F~H ~H.I~H 12.~i CRY
OJFCH~CgH D;~ F~H COH C3H ~DH OH 21~ D~H .i 2~H 59H BE I~H 97H OX
o~oCY~ EbH OFH 32~ SaH BEH 7~H E~H OH 57H i2H 5~H BEH D5H OH Hi O~IC!l~l~H D1~1 IFH ~H ~:~1 OIH 32H ~F!I E!~:-J ~)H gAH OQ~ 0011 OC~ Dl~i 0~2D~.)BH ~:3H r~H O~H 7~ DH ~rrl ODH J FH ~rrl 7r H I .-H I Ftl 2Fr. 191~ H
0~3G~!1 C 2H ~7H 04H 791t ~SH ~7H 32H DBH 9E~I 7cH ~:~H D3H ;gH e~:~
0~23H 7E~ 3~H D9H3EH Z3H~:9H 3J~ CgH F= I o~ I F~H C21) rs:H ~:H
0~50~C~H _-ll O~H~H Q5H32~ 43H 9~11 ~7H C9H G:~H O~lH O~H ~h 7 H -~1 O~SO~FOH 65H ~H 37H 75;~t J7X ~Frl 7E;1 E~H OFrl 11 DJ,H .37H 7.g~
~470~17~ 4Frl L!5H C~H 2BH L:311 5~ ~4H .3AH ~SH ~rH ~Frl 1~ C2H ~H 47H
0~30~D9h~ IBH ~SH ElDH r~i9;1H C141 Q5H C9H DBH J8H ~H 81:iH ZH ~OH O- H
C~9Ql~i 'DH 05H D2H 7~H 0~1Cg~ H !~2H C5H l::~H I IH !:SH JH ~lF~
04AoH~o~H O~H ~3H 29H Q5H DAH IC!~ QSH 5~H JEH 031`i aEH OOH OGH ~H
0 80H~Z~IH OSH l:i~l l~H 05H R2H J Fl 57H IDH C~!'l lE~H D~H 32~H 0l 11 BFH ~1 a~3zH ~H BFH 3~Y O~H 9F.H SFH B7H ~3H 32H C13H 3~ ~FH ~FH gl~ 32.H
O~OC~QSH BF:1 ~H 7~i ~H 3cii 02H ~18H 22.Y ~-rH R~--H 3~H ~I H 9FTI ~71t -:~1 Ci4~CH~2~H C15H 2!~}1 BOH 0~5H GDH ClH i~DH ~i 3AH D2H ~FH ~7H l~H tl5r. 3r.i O'~F~Fri ~,H 29H 9';H DAH IDH CSH 3~H 03H E!.~H 8tH S2H .3Fr! 7DH IFr!
050~i~02H E5H~D~H ~:3H 77H 2~i E3H 25H 2Ei! eDH C2H ~9H L~H -IH 2 H 9~1 0510H~C9tH OE~ii t~i C:)H 3Dhi 05rl 02H 9DH O~H CS1H OOH OOH C9H ElH 2J~H
0520H-3EH FcH 02H 37H CgH UH D~H O~H DRH 18H -~H 8QH ClH 3DH 05H Q5;i Q~t*~AII QSH l:)~lHJ 3H E~H 80H C~H 3DH Q5H ~IH 2~3H QSH OC~ AH ~A}i a5~0H~5H DBH I E!H E~H .8QH C~! 3D~ C5H J9H C9H 3H 02~ 7H ~9H 3~.~1 Q3M
0~50H--3~H C9H D3H 18H E~H BOH r9H 12JH DU~ 05H C~H ~i~H Q5H ~H ~59~ Q5ri a5bO~03H l8H .51H C~!H 5~H 05H Uhi Ei:H 02H OJH C~H OOH CDH C:9H 05H 37H
057014C9H QH 90H OZH l ~H 07H OJH D2H O~ll CDH ~:9H C5~1 O~ri 2~H 4J~i ~1 OS~OH~d~ 05tL COH ~5H 0~1 1 H ~t I Q51t D~H ~:9H OOH 21H E---rl BcH IEH
Q5~0H~Q5H QH C9H 05H J ~i O~H 7EH OF.i 7,7H D~ ~L3H 05~i O~H 1~i OrH 19H
Q~iAO~C3H A7H OSH oe~ 37H OEH 19H CDH D~H D51~ CDH E5H t!5H 15H CæH 3~i 0530H~aSH I DH l:EIH 7 iH 4H QSH AFr~ 32H ~IH BEH C~H 3bH I AH D.I H D2H
05COI~OIH CDH C9tl 05H.l-H D3H D3H ~e71 ~H 3EH OIH D~ ~8H C9H 79H BOH
05~8H CDH C5H CQH 3Ei D7H D;~H ~H C H rOH C5H iEi OIH D3H ~8H C9H
C 5E0~05H CBH EOH ~5H ODH C9H C3H E5H Q5H JlFrl 32H ~rH B~ ~Frl. ~2H
OC-OH-D~H eEH 3J~H ~H 3r~i .37H J ~H I EH 06H FrH 02H ~H B2H OGH r 'H O:IH
O~OOH~C~I I1H OoH F~H OJH CJ~I I.IH O~SH F~:l C5H 37H CCLH 3E}~ OOH 32H CLSH
0~J0~3Frl.C~H CDH 02H D~H ~1~ DbH.BEH 3~H C2H EF'~S Q~H ~7H C5'H C)H 90H
0~2~t~02H ~H 3CH IAH C!~H 3CH OJH F3H ~H ~FH BEH B7H C2H B2H O~H C~H
0 3D1~79H O~H F~ 3CH Ot!H LlH 9~5H O~il DbH 7DH a:L~I DEH.DISH CDH 9EH ~1 O~Olt-CDH F~l 06i~ .3EH DSH 3;ZH UIH aEH l)EH 3AH DE~!1 BEH FE~ OSH C 2H 74H
C~50H-0~#1 5-c~ 2~ll ;~i C13H E~EH. Qa~ nnH C2~1 74H D~ CD~I 5:1H ~i1 0~ DAH 7J,H O~S;i 71H FIH .3E11 3~5H D2H 23H 3~SH ootL C~H .97H O~H Cllf e7H
o~s70~05H F;3H E17H 1~7H C~11 Ç~ Q~iH ~7H ~H DElH O~H ITH Il~l J7H Ee~LD3H
t~30H~ H CS1.Y D611 ~H C31:1 O~H C3H EBII O~H OJH ICH C3H Di~H
0~90H~ H 06H ICH l~H E~3H OtSH D6H 39H S~ DEH WH 2JH F.JH 9EH 7EH 2.~H
06~DH~ nH 23H 7EH 2FH 77H ~3H 28H 39H ~H O~H O~H 3E~ ~DH E~ C~H C3H
~BOH-9BH O~H F3~.3AH 6FH aEH 37H ~2H B7H 06H ~DH J9H O~H FAH 91H QhH
O~CoH~CAH MH O~H OCH OOH CDH ~3~ Z~H 9H 9EH JDH 32H F~H 9'H 7CH 3QH
Oh~OW - 32H FH 9E~ 20H F2~ BEH DH 5AH 04H 2JH F3H BEH 71H C~H C~H C7.Y
06~0~0hH F3H ~H 7~ 05H FaH 87~ C9H CDH ~tH n~H F~H ~H 89H 5H C~H
O~FOH-~3H O~H OEH OOH CDH 33H D5H D8H F3H 21~ E3H BE~ CDH 91H 04H ~a~
0700H~2IH C~ L~H 5~H O-H 31H 3 H ~EH ~lH 37H COH 21H _3H ~H CDH
Q7)QH~2~H 04H D8H E5H 2AH D~H 9EH E'3H 2AH 59H BE.H CDH 5jH ~H _lH..C3H
0720H~37H 9H 3EH alH H ~FH 8EH C3H ÆH 05H ~H 22H 07H D~H rH 07H
073Qr~CSH BEH D5H CDH F~H O~H.~ ~5tl 32H 41H 8EH ~:9H C~H 3aH 07H ClH
07J,OH~l7~H DtSH 3E!5 U3H D3H ~'L8H 3EH BCH D3H 19~ C52JI ~DIl 8BH ~7H C~8H 3EI
0250!~03~ D3H ~11 3EH BAH D3H .19H DEH S~5H ~DH 81H O9H 3FH 1~2Y D3H J18H
OH~O~I 9~J~ ~H 91H D!iH CDH 73H. O~H DBH ~CH ~H OZH C2H 79H l:lJ)I CD!I
0770~2BH OlH 02H ~53H 07H CDH ~2H 07H t:9H ~EH L:D1t RIH 1~ D3H
~78C~H 02H C2~5 7~il 07H t 3H 68i~1 D~l D8H c~H O~H C811 ~7H C9H 3=H
C790H-G~H D3H 48H ~H 9~H Q!l 8U~ ~19H 3~ OZH D3H 4BH 0~1 9~H ~H BIH
07AOI~1 DBH ~1 ~5H 02H CZH hFH 07H DeH ~CH E:sH DZH C~l BAH .07H QH
07B0~9H 07H 112H AJH 07H C~ ~ZH Q7H 37H C9H OEH C9H C3H RIH OaH D~H
O~COH I rtSH 02H C2H CFH 07H COH e5H DJH D2!1 a; H 07H C3H esil 07H DaH
Ou-NO~-~CH OZ~ Q~ D5H O~H D3H ~CH ~H H r9H C~H PQH ~7H D~H ~E1 07=OH~07H C3H ~5H 07H C2H ~H o8H IEH OOH Ç~H 91H CaH ~-H 2~H C9H 2EH
OIFO~IQH CD~ d4W C3H I6H C^H SDH CDH aEH ~3H E3H SCH GH B_H ~8H 3~H
OBOOH-~H a-H ~aH I~Y. C~H C~H R-~ 08H E3H ~3H ~cH Z3H CiH 9EH 08H E:1 081QH~DH C2i O~H 08H A~.Ç2H S~H CDH 9IH 05H 25H CZH _- 07.H C~H ~5H
082Qff~09H 2~H YlH 5_ff 29H 22~ 91H 5'H TDH ~aH EIH CZH ~7H 07H IE~ oo~
0930~C~H ~IH OeH ~H-~4H ~8H IEH 00~ C~H ~IH-O~H ~H oo~-C~H ~H O H
Q8~C~GC~H b~H DaH C9H C~H 5~H 08H CDH 5~H Q8H C~H ~BH 08H JEH lUH QH
050~lH DBH CDH '~i 34H D3H 19~ ODH C2H 5~H O9H DEH ~33H 3'H B5H D;H
C9~Q~14H CDH ~2H blH 08H rqH ~H ~3H CBH 3E~ 3~ D'H 19H 0~ 29~ C~H
08~QH-~U,H OE~I UH 5BH OBH C~H O~H OEH FA~ ~H ~JH OaH D5H C2H 77H Q~H
0~90~nCDH 3E1 9CH E3H E3H 30H ~2H ~H 03H O~H ~'H ~H D8H ~9H J~H ~iH
084C~-~7H O~H DaH 78H O~H ~FH LEH 32H DZH 9DH C9H O~H 6~H ~H 53H G~
03~Q~Q5H C`9H ~3H 93H ~9H OEH 9~H r3H ~3H 08H ~9H AFH 32H ~JH 3EH Ic~
~B90H~31H 3E~ D8H ;2H ~IH ~H 0~ D~H C~H 2SH ~9H A~H ID~.~9~ ~r~.ÇlY

~CC~9H C5H ~A~ I DH 03'~ ~3H I r^i 5~ CSH CZH .9rrl D13H CDH 1~ C9M 3 C~D0~7~H E~i 9~H ~2H 1~ ~11 3~i 3ZH .714 ~:H.;::~H ~2H L:9H D~l ~H.InY
~09H ~H ~i BFH C15H J IH I 6H 9FH O~H IOH 3~H 15rH ~7H ~lH 02Y
O~rC~Q9H ll~H .35~ C2H Fi~ 23H I~H CSH FIH r,sH D3H CA~I O~H DLY
0900~3~ ~H 1~1 nH 23H I H 85H C2H ~2H Q9H DIH ~AH 91H DH ~2H
Q~IOH~IH 9E~ C,~11 BJH CI~H ~)H ~2H O9H ~9H ~H ~:lH _.~H OaH 37H C~H 7~!H
Q920~7H IF~.33H 5~tl CS~H OEH rrH l~H ~H C7H DBH QDY UU~ ~CH C19H D~-t C193C~CH '~H. ~lH C~H 77H 09H 49H ODH ClH 4~H O9H E)B~ ~I F~SH.DIH ~2.H
09~1~37H C5H r3H 25H QS'H ~H QOH ~9H C~ .7CH ~9H ~3H H ElSH D~H ClY
0950H~S ~H D9H DEL~ ~SH 01~1 C7~1 ~7~1 D9H DBl~ ~H EJH DIH ~::2H 7C~ Q9H
Q960~0eH tX!H DDH C~ 7CH Q9H D9~1 ~. E:SH DJH ~52H t~9H t` H t;OH Dt~l O97OHU~ .7t~1 QS'H DB~g 4CH ~SH OIH C2H ~FH O9H 79H t 9H 3~H ~CDH F:~H t~H
Q900~00H 7=H 0~1~ ~H 5~H O9H D~H AOH D9H 92H 7~Y LFH ~47H 37H 7gH rAH
09~905W3H tl9H I~H a3H ~FH C~H IFH Q~H 29H C~ tYiH ?.BH 2F:Y ~.Y
Q9~0H~r JH t 9H C:lH 7~H O9H COH F_H 3AH C2.4. O~H D~H C~H 7EH D9H G8H g2.:i .09BQ~H r~ It~1 ~C2H tlU1 DAH 3ZH 9BH BFil 7?H 99H 9r~H CDH J H D911 llel1 09t ~bJH 3AH 9aH Eii:il BOH 3~ 98H 3EH ~3Y 7rH 09H DflH H ZH 9JW
Q9DQHQ31H 9~11 BFH BOH 32.H 98H 9FH t )H 7EH ~H D8H 21H l~SH EIFH ~lH.~H
0!7E~O~ OlH ~EH 09H DEIH 't:7H 3JLH 9ëH ~iFH BOH :12H Q.8H Bi:H l,~H 99H
O9FO~lrH 31:)H 32H 99H B~ ~lH oeH 19H CDH 7EH OÇH D8H :~H g~8H 9rH
OA04H_Bt~l t~!4 O~H OAH 2AH9~ H BFH FoH Di H t i7H 3~ t 5~11 nFH F~H C::IH o~
DAIOH--JJW GH t2N 07H ~)H E~oH 07~ D, H E5H D~ t~H olH lFH 3~}1 li3H 3~H
0~.2~rl~9C11 E3Fl.~H ~BII 07H D~l E5H DlH Af H 32H tSrH BH 3E}I ~S H D3H 1 9H
C~3DI~H ~F'rl O~H D~H '~H D.W ~H ~H a8H FSH t3H lH ~:DH ~W 07~
O~Ol~rlH DAH 7~H 0~ 2J~H 9EH 2Frl IIH BFH 2~H C!~M 5dH DOH ClH 3Frl EI~H
015CH~IJIl BDH Bi3t.~H !SdH t~OH ClH 3DH 3FH IIH OOH ~1~ CDH SoH ODH C2H
OloO~DH 0~4 ~:DH Z7H J~!H DAH oDH OAH lFH 32H ~CH C9H 21H OCH ~OH
0/~7DH-IJH 7Ftl.B2H ~H .17H IJH F7H DAH ~H 9CH e.71 l'DH 32H 9Ç;~
OA80~C2H 2'oH ~H DOH DCIH C~H ~H F~H tlAH Q~l F7H ~H ~3H AH 1::~ ~H
OA90H~OIZH CDH ~H 07H DAH ESH DAH CDH ~IH Ir.H C~H 7E~H DFH ~:DH ~H 07H
OAAO~DAH E5H CL H .3eH ~SH D3H 19H 3EH B~ H D~H 19tl.~H .3FtLn7H DAH ~1 OhElO!~H 2I~ El;H ODH 22H 91H.aE.-1 21H D~l ~,~H C~!H ~4H D:~H CDH ~2!1 0,7H
t~CQ!;--CDH ~!H ~7~1 DJH 32H of H 2EH 3E~ H l~i 19H CDH ~FH 07~. D~H
~lAD~H~H OILH ~-~H 0~1 F5H ~H.J.211 O;H CDH ~EIH D7H FIH DAH F7H
CUEOH~Frl 32H. W 3Ç~1 CS~H ~H 12H 07H 3J~H ~EH BEH 117H 37H t~H C:~l ~?i!
OAFO*~I~H 21H ~IH 1~1 C3U CIH ~H C3H J;~1 07H 3~H Cll~ 32H ~:H ~EH 3~
0800~ 8al 37H 37H S:~ CDH B3H 19H 1:~1 ESrH llH 21H 38H 38H C8H CIH
00l014JEH DEH.F~SDH ~3H I~H CDI~ ~SSU ~D~H MH IE.'L21H 1~ DBH 22.Y
0320~55!1 9H 21H WM OaH 3SH22H H BEH 3AH ~CH B_H F-:l OBH D2JI AOH
~83a~IEH CDH 3CH 1~1 ZAH t~H8EH Z2H 8a1 B2H E3H C)H FoH OCIi lAH ac~
~0i~3EH ~2H 81H B2fl C9H 211~ 45H OE3)1 22JI ~;H eE.:~ 2IH C~ ~H 22H
0~ 53H EIEH a:~H Cs~H AH 9BH IEH F~H. 2~H r2H saH J-!
~2I~1 ~C!I .OBH 22H S5H ~EH 2JH OOH OOH VH 22H 53H BEH C~ C9H 19H
0370~0EH a~ 31H ~1 9EAH 5E~ LAH .GIH 7C~ ~9H C!~ H 90~1 3E~ E~5H
09~0Hor3H ~H SIOH B H~H 8E3H I~ C~i~ 0~ Q~ H l::~H IDH IaH D~l a~.H
0090~ F~t ~'EH.ri~}l ~H CJ~H C~H O~H C::IH 99H OOH 3~;3 5~H B~IH DAH ~QH
09AOt~lEl!..;EH I~LI BCH DAH /DH IEri Jlr~i 3~1H ~:~ ~DH IEH FIH F~H 2~H
OeElO~H 03H F_H 29H ClH D5H I~H C3H QEIH IEH 7EH FEH rrH C2H S:EIH I_i a9~ 3E~1 31H 3J~ ~:9H~FIH ~H ~9H COH ~7H J~H 7::~t F~ ~I E2.'i 0~
0300~2~H a:)H C~H F7H Ll}LH ~H IDH ~AH 7CH F::n 12H CAH _2H QRH C~5H 12H
OeEOH-27H ~H 22H ~1 3Eil ~H FO.'I I,~H CAH 7CH ~9H ~H 3FH f~H ~31H C~
OaFDH~F--:i 2~ C-oH ~H g~3H IEH CDH 5BH llH J-~H r--::il 12H C~H IRH Q~:H ;~2.Y
DCOOH~IBH DM ~7!1 JJL~ 7~1 C2H OCH S~l 2~H l~H OEH O~H 7~ ~H
OCIOH--rC'I C2H I~H 0~1 C31 C~t IDH FSH l:;~H InX L~H FIH C,~H OCH C~
OC20~:DH AFH 1~ ol~ OFH4F.H 7~1 E~H OF.rl C6H O,~ H C2H 2DH CC~I ~H
C~Otl~O~H 37H Z~l o7H C3~oCH CCH Q_ll Dil~ 39H QH D:2~ 191~.D~
Q~O~OOH OoH D~H ~r~H 18H F5H 7EH F~l rrH ClH 5FH DC~I o711 ClH lO.H
~:5OH~l~ 3ZH e3~ BEH FItl QAH 5DH C~ F~H 2~1 ~2H 57.8H IE~l E17H 091! ~11-1 OC~0~3 ~H C9H .3AH 81H B211 37H ~1 ?C!I O~ H QH aFH O~:H E3H 2~H 82H 132!1 OC70~ ~ibH OCIH CIAH 7~1 OCH E13H ;~ 12!t 32H ~IH C9H ~7tH 9H .3AH 1~!
OC80~82H 3CI:1 F~l OaH DlH ~19H 3~H DIH .32H 81~1 B H 1 3H 7.~511 XH 21~
Q~OHoO~ H DBH loH EISH 411 F H DaH 5CH E~l. IQH C~H A~ H OCH ~1 ~iH
~O~C~1 ~3H OC H C~JH r2H H ~FH CDH ~i~l C~l DBH ~C~i E.~SH 20H C~ H
OCBClt!--/~aH OC~! CDH F2H OC~ H ~H CD~! BSH 6rH r )H _5H DC~I D9H 5C!L Eoil O~OH C2H ~H 0~1 t:DH F2H C~ ~H C~H C30 L~l C)3H E:SH BOH C2!1 OC ~03i~GH OC:H QH F2H Ol~ H ~H ODH B~H o7H QBH lBH EsSH ~OH 4rH r l H
CC--OH~YH D2H ~fH DCH t:9H :~ ~CH tl.3H 19H E~1 E3H E5H EJH 3EH B~ D3H
OC~I~JVH C911 DBH 5~3 2.-H E~H OFH rS~H ~t ~3H J.Qt! C:)H 3~H DDH ~H
CDW~5~H ODH ~H .::~H DCH ~1 ~1 ~:13H 19H ~Ji 8F~1 DCS; C IH 56H IIDH ~C~1 C~O~rBH Oal C;H DBH 5CH E~ OH ClH 2Q~ O::H ~::)H 42~ OI~H ~:3H 13H DDH
O;I~QHaiCDH .;2~ FH OH ;~3 CD~3 rty F~H DCH .C3H ~H D~H ~5H ~r~H ~111 CD30H~2H OQ'1 C:IH F2H ~-H ~l;H CDH - ~H DDH CIH F2H OCH C~H g4Y ~CDH 3~H
C~D}~7H C57H ' 7rH D~ CH ElH ~3H !~lH ~H FCH ~H I~H 5;H 1ry CD~J FH 6 ,H 7DH J F~ ~Frl C~y 7~H 9CH COH 7~1 ~!DH 7BH DCy 7,~,~
0ZlbOHD~C~t 57H ~H 3~i lsH :~H 7BH ~.~7H.DC~ 7sH BOI~ 73H Dl~

.OD~H SbH ~;DH B~l 7~,u~5H ~l 7B~ 7~ D~H ~BH ~H E3.H ~H 7--~1 CD13Q~Q9H 71H ~lu ~H5~5)1 QDH C9i{ H UH 7-H CLDH ~;H 7--H Q9H 7~ r~H
C:~9oH~)H 5~5H l:lDH ~9H 23H C~H ~llt CDH ~11 ~)H ~H CDH E~H FOH 67H 7H!:I
ODA~H 1~1 ODH ~-~H OrHB4H 67H 7~H C~H DDH E6H rOH JrH CgH 0.-1 C~BOI~OF:H Ors1 DFH C9H 07H 97H 07H O~H ~H 1 I H CS~H .C911 ~H Ç~r~ .ZJ~I
ODCOH~ 3F~ H llH r~l r~H C8H ~H 9.EH OC~ J H eSH ~Frl J3H UH C.3H
OD::)O~ OH 2W I~H.--H ~J~H. r~l rrrl ~H OJH DrY ~H 2~H C~H ~B!t IA~l F_-Q~EGH--r~ C~H O.l~ OAH ~I~H :)H Q3~! OE1 13H J ~H rzl Frrl C~3H Ol H b~H OOH
ODFOH~ Q3,H..O~ IQH L~H .~ rr.~.~LU. D~H.~IH 03~ )H Q3H OE~l B;H 16H
OEOO~H 3.7H t:9H ~H ~au. (19H C3H 0.3H ~H æu 71H 3E~ ~rH ~H 73H !3 OE10~2JH !~BH ~H 2~H ~! 2J~ 6~ 0~ C~H 7~H OEH Z.IH O~l OaH C~
0 20H-;~lH ~12~{ .711~ 731~ 231:1 .3~ rrY.C~ D_l.r-Y C~H 5C~? COH
0~: OI~D2H ~1 C:?H ~H OOH 3~H 73H 3E:1 87H ~::æH ~3H Q31 7~H B7H '-~H
0 9ff~2H 7:~iEl~l.Z.~H 71~ I J1~ H Z2H ~IH 3_H 1::9H 7DH I?H L.7~1 0~:~0~1 7H t~7HC9H J _~ C)H 5U1 ODH ~1~ 7~H 19H 711H .B7Y 1:2H 57H Oe H C9H
OE~TOI~E5H DSH ~H ~7H 9EH r:'H i~H e5H 9C~H.L::)H S~H ODH.D~l.ElH C9H DEIH
OaDH--~9H ~2H ~IH o;æY C~l ~FH D~ D~3H 5~.u, EgH 7FH~J~ C9H E!SH21M COH
OE~30~0QH -7'~H 7I:)H ~H t:AH ~CJ~ OE}! DBH 55;~H ~iSH C~H CAH ~31H l:lEH =lH 7~H
OE90~0331 5B!~ H 9~ gFH 3CH 32H 9BH 3i~H 7.9H F~ I~DH COH ~1 ~lW ~H
OElOH--JDH OEtt Q8H CD~/ e5H 0~11 CBH AFH 32H 98H BFH C21l .,EJH ~7~ C9H Q~SH
OE80~00H CDH ~DH OEH '9H D5H ~FH.D~H 07H COH J~H Q_'~ H C2H 135)H OEH
OEt~!i~9H 3EH QOH 3`2.~ L)H 8rH 21H IDH 27H D 11 rr~ IH 5CH QDH DC~ 02H
OEWHsCqH .OE~t ~H ~53H ~CH 79H 87H C~H ~H 0-3~ 2JH ~BH 03H D H F~t C~.H
OE~H~iCH aOH Q~--.H C2H DFH OE~ C;~H ~3H ODH 79H B~! C2H F2H 3AH 4CLH
O-OH4~aFH B~'H CdH..3rH aFil ZIH b4H OO~.D~.rrrl C:DH 5GI O~H ~LD2H r~H
aFO~OE~ CDII ~lH O51H 79H B7H t;H CCH DrH. 31H ~OH 3FH ~11 ~H .3OH D.
QF~O~oZIH O~H DOH QEH rrH ~IH 5CH ODH L~CH D2H ISH tlFH C~H 63H Q~. -t Of 2~B7H cæH 27H OF.rl 11~H ~7W 3Flt R71~ C~-H 30H DFtl .~.3H ~H 30H 1~ H
Qr30H~3EH DIH 32H ~OH EIFH 2~H ll~t! EIFH 75~H ~H 35~H 7.7H 23H 3~H CQH 27H
Qf ~OH~1 ~SH 9F~1 C9H r~H 1::5H DS~I E5H Z 1H I H BFtl CDH.~9H OFrl 2111 1-E!H 9Frl Q~:50H~H ~3H LlfH EIH D.l;l CIH FIH C9H ~FH 3211 ~OH PfH Z2H J~H BFH ~H
OF~CIH 0~1 C9H ~H fl7H C9H ~7H CDH 7DH OE!l Z3H 1~3H J3H 2FH D9H. I LH
.Qr70H~2Fil E~H ~7H C9H F~H CLSH t~iH F-tH O~H ~H rEH G3H C~3H C9H 2LH aCH
OFBoH--51~i ~i lH IJW ~:1 OEH C~H ~. 53H QEH 21H DQH 4OH J IH .IJri er~l CDH
OF9~1CH IDH 22H 12H 5rH 21H 15H 5~H I lil J~DH 71 H COH 1~1 I~H Z2H ~H
CFAOH'71H ;~IH 9!;H 12H IIH BaH.JLZH OEH F~i ~!)H ~35( I:lEH 2iH BJH ~iH .IJ~I
OFBOi~B~ ~æH l:DH IC~i l OH 22.H BCII A 11 2~1 ril ~H i IH a,H 92H OE~ H
OF~H 53Jt.O~H ZiH BFi ~2H l~i ~2H Bæ'l CDH ICH .IOH 22H ~iH 32H 21H
.LlFDOH-t~i F--ri æH 7CbH 92H 21H ~H .32H IIH 77H B2Y Cr9H J~' ICH ZZH 7~H
OFOH~B2H 21H 79!1 BZ'! .3~H 45~;i. 2~H .3~H ~ZH 23~i 3rH 40H .23;1 37H OlH 7~H
OFO~7H r~l ~FH 32H '.7H ~EH 3AH ~9~:1 BEH E~l F3H 3ZH 49H 2H Q9H 2~i i~OOH~5H.3~H i3H _ZH 82H BH ~H OOH 211H OOH QOII I~il 4FL1 09il 13H E~H
IDlOff-22H e5H 9EL;i E~l ~H 1~8H CIE~ O H 08H IOH E3H. ~tl.l~H r~H aFH 7~
1020~2,~-l 7~t 2FY 67H 23H C9H AFH 32H ~7H 9E-i C3H 9 H IOH F~IH 21H
1~:130~H l~ 1 3~ 52H BEH 3DH .F~3H 32H 5al ~F i C~H lE!l JOH 30H ClH
IO~C~Q5H IOH 3~H CAH e4H I~H 3DH rlH F3H 3QH 3DH CAH 02H IJH ~-~H AEH
I~OH~I~H D~H COH DSri JDH D8H CDH E~ii IOH DJ3tt ~H ~3H IOH D~H l::DH Q2;H
lO~rOI~I 1~1 !~H 2iH JBH 82.Y 7EH F~H ~5H C2~ C.,H IOH 23H ?i-H F~i 42H C2.Y
107C~C5H t~ 2~H ~EH~H 40H ~1 C5H IOi~ 2~Y ;'il ~7H C2~H~5H -lûH-29,i ID~30it~-7EH Fe--rJ Fri C2~i CSH ~DH ~H C~H ~7H IDi1 3~1 A7H BEH B~H ClH F2H
J 090~0F!i 3~ ~9H E~EH FoH D4H 32H ~9H BEH 37H C9H CDH DBH 051! .lEH OSH
~CU01~32H ~SH 9EH.C::)H H C9H C~H D-H ~5H C:~H ;6H J~H C19H H OCH
ID90H-32H sæH BEH 21H DOH ~Off IIH IiH SE~ C~H ~rH OFH Z~H 17H 5~H ~H
l~C~H~3H ~¢h 3~H 3FH C9H 3EH ~OIH ~2H 4~H 3~H O~H ~411 ~H 4SH B~H 30H
JC~CHD32~ 49H !3EH 3J~ ~9H 21H I~H 5FH IIH A~H 71H CDH ~H OFH 2~H ~EH
IDEO~?IM Q H BF-~ IQH 21H B 71H llH BBH A2Y C3H F - CFH ZAH ~CH ~2H
J2FOH - C3H 9FH IQH 7~H 9FM ~ZY IIH ~2H B~H C~H ~rrH O;~i 2AH ~3H B2H ~3H
IJ~iH-8FH JDH 2JH ~SH R2H liH 7?H B2H ~DH Frri OF~ 2AH 7~3H fi2H ~3H 9ri IIIO~IQH 21H LCH ~GH IIH ACH 3F~ OEH 03H C~H ~H C-~ 21H Bl~ 71H ILY
IlZQH~eBH ~2H 2E-i F..i C~H ~3M n~H 21H ~H R7H IIH nH a2H CE~ r~M ~_H
113~H ~3H D-H ~h 2DH Y CD~ 7ci DFH rgH F3H 3c'i 3r~.~0H n~H ~OH ~3~
IJ~OH~dH F3H AF~ n'H 0~ ~3H 03H D3H OAH ~H J2.H ~3H J3H 23H i~H 3_H
1150H~aCH D3H 19H ~H r--rri D3H 13H 3EH ~H OiH I!i'H 3~ F~H D~H ~9H D'H
1Je~ H .DH 95H 121~. C'iH 7~tl llH C~H h4H 1gl:1 ~H ~6H 1iH C;IH ~H CSii J 17D~H d~!Y D~ C9H -~H ;7H '~ ~H 59H ~3}1 SÇH D~H ~9H ~1 7~H D3H SSH
11~0~03H I~H JLlH ;cH 7.3H J 2H ~3H I IH ~3~L ~1 03H 59H 3E3L1 37H Cl=i 1J90~!i9H C9H .F3H 2QH ~ISH 07H i:~H 98H lOH lOH 3H C~H r3H 20H ~:Sil 07.H
I l AC~ICH F~ ~OH .lOH FiH C9H 3rH 40H 3QH OOH 03H 'H. Cr!H M
1JELO.Y~ iH 11Y 7E~ ~IJH 77H C;7H J~ SH Ci~.Y ~FH l~H OJH ClH C~tl ilH 17.H
1JCl:l~tlDH J:2~1 gFrl 11H ~Fri C~ ~FH L~ I ~M CQ.Y L::~H ~FH I~I:)H _.-1 1.-.-1 4H 6~H :::3H J9H EIYi llH ~H 9Fl 9~H 89H IH C i 21.~1 Ol!H
II~OH~OaH OiH O~H Q:~H Wl ~7H C2H ~IH IIH ~9H ~9H ~-~ 3DH 32.~ ~9H
I~FD~3c's~ C2H -~H llH 37}1 C9H qFH ;r}l OJH 37H 47H AJH C~H Q5H 12.H 7ay 12aO~.l?H 2~H Ull ~AH ILH ~FH llH 12H ~9H I~H t~H OOH ZZ'I 9FH ~i1 12~0~CL1~ 32H 9EH E;E-J ZJLH 9Frl 3EH ~H 9E~ BEH ~rH EH ~IH C~H 13H 75JI

.

12;~0!~17H ~32;H 9EH BEH D2H LAH 12H .Z3H ~H 139H ~E~t 30H 32J1 ~9H !~EH QH
1230i~Q~ i~JI 3~ H Z~.H ~FH 3~H ~H 9E'1 ~E;I 4t--H ~7H C3H IEH JZH 1111 1 2~0H--OOH i~ 1i ~H 3~H 7E}1 I:l-cH O9H al~H C~ H I læH IFri D.2H '19H J H
125~:)i~13H C3H ~8H i2H C5H Z3H 2ZH ~5H ~i ~:)H ~)H DIH D2H 421L i~H
IZ~OH9~C:9H 3AJ`i laH 3i~ li7H I~H 7F:1 12H 3A.'1 ~SH ~E3~ H ~bH BAH 12.H ~lh IZ7~H~M!1 i~:i 9~ H 3A~ ADH 3i-H ~DH læY J.D.'I IH ~1 ~H 13H ~1 .12BO~BH EIEH 3DH 32H A~H 9Ei~ C~H C~3H 29.-1 13H ACH cff ;DH _~2H ACH
12!i~Dh~ H CDH ClH 4~H l;il 3Ei1 r.ri 12i1 A~l BE~ )H 29H L~ AH l;it .I2J~O~1 S~H 13H Cgll 3A,IH ~i3H B~H IF~:I Æii~i i~H ~3it 12H FIH IFH r~;H D~H
IZEIDH~:7H S2H FIH FH ~2H ~t9~1 I~ff C9H 3BH I~H s~H OIH ~H F~H DBH ~OH
~2CQ~aEH rr t DISH B H 3EH I .3~'1 ~H 5E~ H 3i H 3c-}1 D6~1 ~7~ ~:.-1 12DQ~13~1 21H 9~3H 9r~1 2i!H B2H ~H 3~5H rril C::)H 9~H llH ~H ~H ~-* ALH
1 2EC~32H )1=^l .~3EH D lH n9H F3H CS~H DaH ~H r~H ~H CDff F3JI ll~H ~H C_-~
l;lFO~F8H 8DH ~H CIF~I ~2H ~9H 3~! 3~1 AG1 9 ~! 3.i DOH 32H 30H
13i7t)~21H Cl~ 3&~..22H B~H a_H C~.D7H 12H Dax 08H Eb!~.~OH C~*l .rlH 0~:1 93H 3E~ OFH 32H A~i BEH 32H ~DH .3';~1 3EH O~sH 32.H BI H B51 L320H~21H ~H aEH Z2H 9~iH BE~I C3H DJH 12H FlH OB:II 03~i O~H 9H AFH .~2 ,1130~sh~ BrH DEI}I 3AH ~}iH BEH E~H Fl32H.4i3H BE~ e:DII 9CH IIH 3~1 l3.LOH--~.3EH 51H ~2!! l~LL ~t D3H Q9H .FBHi::9H F3H QEil OC~ 5H 8~ .~i:.H
135DH~3ZH ~H E3EH DBH 4~ l~ - BH 3E~ ~H FDH C3H .39H 13H F3H OEH 30H
~06H 9DH J~FH ~H hAH 8~1 3~1~ ~BH BEH E~H F~H C3H 351f llH F~ r~H
l3~1;~r5H CCH CSH C3H Q3H lSH F3~ H CJU~ E~H ~3H FH OJ~ D2H rrH 1.3H
13~0~31H ~FH 3E}J ~H I~H FrH llH 32H EH 21H B2H BE}( i!3H 70H 22H
1190)~ 3~ DBH ~OH CIH DIH Elit FIH ~H C9H F3~ F5H _5H ~5il C~.~
13J~o~22~J 15H FEil 2~H CI~H FIH J3H F~l O~H ~2H F~ri llH 3~H BQH B_~ 3DH
J3aOH~ ~I Fl:H .13H 32H BOH 3EH 2~H 3J~H 3E.'! Z3H .70H Z2~ H BEH DEIH ~H
13U:I~H 5~4H 13H F3H F~l E5H D5H C~iH C~H 2C~ ISH F_H 23H C~l FaH 13H
13DOl~F~;l OAH D2H Fri 13H 3AH BIH BEH 3DH J ~H FrH I~H ~!H BIH 3EH ZlH
.13~0H-B~H 3 ~1 23H 70H 22H B~H BE~ C3H 9~1H 13H 21H S~4H 13H ~5H 1::3H ~H
1.3FO~I~H 21H 941t J3H ~H ~I SFH I~H 21H .PSH J~l r5H C3H 17DH J H 2IH
l ~OO.'~S~-~H 1-~1 ESH ~tl ~H BH 3DH l ~H 25H 1 3H 3CH C~H ~AH .1 3H C3H 5ClH
~OHel3H C~l JaH I~sH C~:IH ~C!1 IJ~H CDH 7DH I~H 1:9H 3JlH ~IH B~i B.7H C~i 142~H~3~H AaH BE~I Fat.OCH DOH D8H CEIH ESH 02H CgH C~ 9H J3H CDH IZ!iH
~30H~-13H 2~H ~12H 9EH CDH ~1 14H 1~1 ;æ~H a2H BEH .7E;i. :3H 2Z!) 3~H ~H
I~OI!f32H B0H aEH 3~H -~1 BEH Fb~ I~IH 32H ~eH .3EH C9H 3Ali A9H ~H B71i .1-450H~Ct3H 3AII I FEH ~CH DoH D8H ~H E~i.DaH C9H ClH 4AH 13~1 CDH
IAH llH 2AH ~I BEH C~H J~EH l-~lH DBH ;IAH 3~H 8Ei~ 3H æH C211 J'-70H~2EH ~I C4H -BEH 3AH fBH 8E~1 F~!H OZII 3~H 413H 3~i t 9H 3AH ~Ui 8EH
J~07H C9H 3A~1 ~H BE~ FEH OCH DOH DBH Q8H E~H 2~H C23H r3H 51~H 13H
149aH~CD~t 5DH 1:~ ;~i Bl~11 3EH CDH ~H .1-4H ~i 2~H a~SH 3EH 7E}1 E3H 2ZH
14AO.'~C9H FlEH ~I C~IH BE}H 3~i 42H BE'rl F-sH O~H ~2H 4BH a~H C!;~H 7EH..Fi~l J~,BQt~i~ 37H C~i 2 LH ~H DJH DDH DaH IJH AOH ~fH C3'.1 5~H ~H ~2H
14l:D~E3H CS!H EI~H OFH rnH EaH 14H~FH ~BH OFH tiFH OFH OFH E~SH QfH ~H
14~H~-E1~ 1~ 07H O~H 81H ~U:H O~i OOH ZIH F3H l~ 9H ~l F~l rrH.~I
IdE~E-ri J~H ~7H 09H C31~i ~3H F}~H 1.3H F~H O'H D~ F9H 1-~4H C~H F:l!l I~H
.14FO.~ f~H 14H 3EH D2J~ 1:9H '~:H D3H C9H ~H C9H 0l11 0~1 O~H 2~H C12.~
~SOOff~Q5HO~IH OOH 03H ~H C9H 23H FF~.i FFH F~?~ FrH 3E~1 DIH 32H ,~7'.1 8~.-i JS~O.~DBH 40H ~7H E~i OFH 4H 1~6H ?BH E~SH FDH C.~H E4H l-4H ~BH C3H
15201~2H I~H 3a1 S)2H 32H ~7.H E~H DBH 4-H C3H 12H 15H 3EH D3H 32~
1~30~1EH ~H IGH C~H.J2H J5H 3~L~OH BErl .3~t ~OH 21H B.LH E!;~H 4r-1. 3AH
l540H~H ~E;I 9~ ClH ~8H ISlI rBH ~FH 23H 5Esl 23H 56H 2~H gJ.H BEH I:!~Y
J 5~1~25H ;~SH DflH 22!1 9dH BEH ~EH ~1 0~1~ 4Frl 3AH 1sH E}i~H ~7H 79H C~H
156C1~6~11 1.5H C6H D7H 32H 5!1H ~1 7~H IFH IFrl IFH E~l IFH 32H /~IH 9El 1570H-Z31i 5EH 21H 56H E311 22H ~H ~H E3H ;~3H 5EH 23H SAII E~H 22H ~H
J5BC!~AEH 3EH H 12H D!I ~BEH C9H .~FH li~ 4FH ~EH 32Y IDH ~CH 3~H Al~l 159QHYB131 32H 93H BEH 2J,H 113H gEH ZH 7Frl BEJ~ .F~iH 2AH 7FH 2~Y 3EH OIH
J5A0~2H ~1 aH E~ I~H 9:~1L 23H D~H 22H DFH BEH 2~H 7.9~1 aEH 22H 59H
~58D~B{~i 23H 22H 79H E3EH CDH C18H I I~HDAH t:~i l5H C'`~ H C15H D,~H
SC~ H FBH .i~i 7BH 9 ~1 E3H.2~ 791~9EHi CDH ~H ODH D2H ~H 15H 2J~H
1 5Dt*!~-~Frl 3EH e9H. 3E-i 0- H 3;!Y bFri BEY 2~i DFH B-l ~H 9JH 23H DAH --~H
L5-O!~ISH UH _U3H 15H ~Ut1 ~rL 8E~ B7iH.3~H VJi 3EH 2JH CI~H COII Oh}i OlH
I!irQ~CZ'i FH l~t t~H ;~H .~ H 9_H 30H 32H ~i !~f:i ~H ~7H C5H C~H æH
160t~ 9~t BE;~ C iH r7H 15~! Ç~i ~I C5H C3H ~'IH 1~ 3AH ~3H 3EH 37H.~AY
ilSiCH-3DII JISH 32~1 5~ BE~H.~IH ~liH 21~l D8H.5E~ H 56H l~H ~ri ac~l a~
Ib2014C~H ~9H J~ll C!5H 1 IH 5UI 9Ail 2AH 5gH B--Y~ )H AFrl 111:1 8AH 59H eet 1/53D~B7H CAH 53~ I~H C:~H ~1 33H DJH E~ H B7~ 911 llH OOH OQ~i It~QH-Es5H OIH C~t ~C~ I~H ~;i C3H ICH 16H i2t ~sH BE~ ~5H IIH 9~H 3AH
1~L501~::3H 2711 1~1 2~H '~9tl BEH 29H IJH 6~t E~i 19H H 23H 7EH 2~H 7DH
)~BEH 2Ftl J~4H 67!i ~9H 2FH ~5H ~FH 22H 7~i 9Et C3H 37H JbH 2~H 7DH
.1670H~BE:1 ~D~ i ~FH 7CH Jæ'l ~H 2m 59H a!~.. 9H IJH ~H ~1 I~H ~:1 I ~IBO~Z3H 51iH E~l Zl,H. 7DH ~DH.21:H 13H qlH 5rE~ ?CH 2.~1 J~!t 30H Sll~
1~90t~ 1H .72H 2EIH 73H E3it Z2H. FlH 3EH 221i A3H 3Et ~H 71H 5ii1 91~H ~i1 I~OH~C2H rlH 36H 315ri O/~H 3~H ~SH ~EH 37H C2H CE}I 1~1 ~H ~5rH ~lFH.17't 1~5B0~3FH C31~ II 17H I~H i~l C~ H 2~H 9tSH gEH 32H ~CH ~;E-I c3H 2~H
115COH~8ZH B2H Ei~ CD~l ISFH 2SH ,~FH 3;:H 5CIIl ~e~l 224 9~H 3EH J::9H ~ri ~1 .1 ~DO~eH QFil ~AH E~H 1 ~H E39H F~H 04f~ CZH ~211 1' H ~H ~H ~EHI~EC~ H C:IH B2H I~H lFrl 3~H ~5H IIEH 21H l5H ~=i 3~H ~IH B7~i ~H B~H
J~Dt~16H IAH ~H8~1 IJI~ C~ 32J~ 50H t 321t ~H Bi~ 3AH 8l1~1 ~i2H
.I~OC~BlH C~i1 ~U1I:7H C~ FH C~ ~IH ~JH I~H B2H I~SH 21H l5il 5_H
)7l0~22H 5~sH ~EH2ZH 9- H B~l C9H ~7H C,~H 2~ l:7H :!DH l:lH 2DH I~H.3!:~H
I.~ZDH~WI 35H I~U 37H 3EH F~H ~IH l511 Sci 32,'~ ~H a~ C9H 3~1 01~1 21H
l7~77H ~Otl .3H 29H l2H ~EH 02H 21H 2H 7IH l ~H 29H ~.711 GOH 3~H ~!
I 7-L9~aEH ~2H 5~1 8a~ 2~H e5H aa~ 7~ 3;~H 59:H 9E~l 2~ 23H 56H 23H
1 75~ 2~1 eSH B~ E~H 22.H CL_H BEH I I H g6H 21H ~SH 9~ 29H 1 9H . 7E~
7~0h~ ~H ~!31t ~EH 2FH 52H ~3H 22H 7~H B~i 2~1 d3H 9C~ ~LH ~H 6EH
1 770~L~H C lH AH ~5# 2~ B511 BE~ ~IH 21H 8:~H 3~ G:IH ~'~ LIDH D2H ~H
01~1 ?H C:~H ~H l 7~ 3H 6~1 27~ ~1 .8EH 1.7~ H 7H. ~SH C9H C~ 2H
l740~2~1~3~1 lEH l~'H 21H D3H gEI`I 35H C~H .31SH SOH 3~1 ~AH B~ IFH D~H
J 7AOl~r5H 1 7H ~F;I ~lAH LS;'H J eH C9H 22H 59H 3Ei ~H ~1 H J3H ~OH . 3 17 O~PH ~-1 EEIIl 2Ali 75H ~J D~i ECII 17H 3~ OH ~11 IJH 7!;H 32H 9 i .17C~Bt:J1 ~:3.H ~9H 35;H Clll I~H 12J1 nAH E?Y J7H.~tl 22.~1 ~9H H .C:3H
17~CH 13~1 S12H g:~i 17H F~l t3IH CJl.H .FO~I 17H :~H D2H .a7H C3X ~-DH .17H
17_~H Q9!~ .,12H D2H L:gH 17~ ~:9H Ai:H ZIH OOH QCLH ~:;)H ~7H I~H
i7FOH-2AH 5P~ aEH 2~3H C9H 21H 5CH ~lH Z2H 75H 3EH 2~H 5~1 EiEI~ ~7J~
lElODH~I2H D~ IOH lfiH Z~!H 9~H BEHFE~ 02H C~ ~H '~ H 1::3H BH 18H
J.~0~3AH 4lH .3EH E611 F~H 4JLHEIE~ C9H 211~ 9DH ~W 22H 75M 8~1 2AHJfi201~C)~H aE~ . 7H I 7H DAtl ~HI~H 22H ~1 a~ 7H I~H 3AH ~AH
J.830H--eEH -15H ~:DH 3ZH 4A.H BE}I 1:5~H 1AH !iEH BEH 2~r~ 1 9FH ~E~ SH 7:1}1 13~C9H 7DH g~H 37H L~8H IIH i~H OLtl OH5~5HODH C9H I IH ~H fi2H 2~H
J 85Qi1--55)H .BE-I 2g~t .19H .!i~l 23~ 5~1 EBH 2Z'1 ~3H E3E-1 3Ei .03H 32!~ ~5H 8E~
18~50~21H F~H .3EH ~SH ~59H 23H .3tSH tY)H C~H 2AAH J~il DlH 9~H lfiH .3~H D~H
18:70H-fiEH r~'t Q.5H ~:2H 97H l~i 5~H 23H 5e~H 2AII ~H BcH CDI~ 5~H CDH ~'1 1 ~83H 181! C9H C:~H SJH Q5H DlH 9~H 18H 2ZH rlll 3Erl C~H ~LH ~It C:)H
J1~901~a.7H QSH J:3H ~EH 01~ 9H FaH ~H DSH 3EH ~DH C2H 5DH 18H ~7H
8A~i f:~H CDH .l iH 1 4H 3~ ~aH 8EH I f H DAH 25H l aH I F}I DlH D5H 1 8H
I~BO~PIFH IJ~I E~H ~CYH 21H B~H BrH 3~1 4e~l-BEH ~It ~t ~;~i J~aH 6::H
I ~cH Z~ 5t~H 2~W 7-=~1 32H 93H ~EH EaHæH 7~H .3EH 3EH .0 I H 32H ~Ir,i laDOH~E~i C:)H 9hH 1!~1 C!~H21~i C2H 8EH 3~i 18H ~3EH E~SH F;IH r3H BOH I~H
18_0H~21~ C8H 8EH 3AH 4eH EiEH E~H.r3H C~H BDH 18H 2Ali 39H 8E~ H
18Fl~ H C:IH AFH IJH l~i ~IgH aEii F15H 02H~2H ~-9H 8E!1 21H OOH GOH ~H
1900)1-9CH B21 r9H llli - 9H BEH.E~SH O~H C.8H 21H C~H BEH ~5H ~H 3tSH AOH
1.910H~2JH nE;i B~l 22H .75H BE~i ZJH DCH eEH ~:DH ~7~ .H DAH 7 iH JPH 2.2H
1920~9C~1 BEH C9H 3~H 49H 9EH E~H i~DH 32H J~OH aE6 C9H 3AH ~2H ~L 5~i 1910H~H AFrl 32H4ZH 13E~ BH CDI~ 27H Jl:U~ C9H F3H 31H F--l 5Es~ CDH 39H
19401tn 11H CDH 9FH IFH CSIH LBH IAH ~DH 13H IF}l 3EH OJ~i 3~!H dEH ~EH, r~l I P~0~32H ~lH e~H 12H ~DH ~E~ 3EH O~SH 32H 52H 5~1 CDH 27H I~H ~:H ~H
19~i~1EH 31H Fri BFH. 2JH ~H J9H 22.H ':~il ACH 2JH COH OOH 39H 2~Hi 53H
191Q~aE~1 CDH ~JI I .Fri C~H 9F~t IFH t3:1H ~DH IE~ C~H 08~l J9H t)AH ~3H IE.-i 19801~l:2H 5~ JDH CDH AEIH IFH C JH. .8F~i ~9tl CDH 5;~7H I~H C3H 74H 19H D3H
1990~8H ~:Sri D2H ~H H ~5H VH D2H 08H 17H J~ll J7H E~H L13H F--H O H
19AOH~COH C3H rOH i~FH C~H 93:~Y I91i iFH FEti i 90H .9EH 72H ~!H 9~H 3~H
19BD~H 9Fri l~i ~-H D8H ;~ IH 3~ 3S~H D3H~51tl EOH D311 H
IDCOli~OFH 33H ~IH C9H OcH flH ~H .F9t~ J9H OE}I OQH O~H 08H IEH r--l Clll 19DOHo52H 1~ C9H CDH 5Cil I3H 7EH F~i ~51H C3h' ~FH C~H E2H .19H 23H C5H19EDH~ H 19H D9H olH EoH ~OH _7H JSg~ 79H D3H ~OH C9H 31H POH e~H
19FOH~AIK 4FH ~t9QH B--~L.CDH l:IBH I~H ~S~ ;'9H ,,ZCH ~Frl ~1 90H Br'1 !!JH
OQ~32!1 91:~H .9EH ~H QH ~..JAH ~9~t 3E-1. ~3H ~H olH C~H F~H 151H C9U
J,~lOl~aEH F711 Cl)H ~H 19H OEH F~H L:DH F9H ~9H C~ 0~1 ~::il CDH EDH I9H
IA20~0EH DFH ~H r9H IYH ~H DEH.DFH C~H EDIL.J9H ~OE~_~1 1:3!1 F9H 19~
JJ~3QI~C9H OEi 0EH CDH E;lH J9H DEH ;~FH ~11 F9H J9H C9H 011 7FH C~H EDH
l~dOH~-l.9H .QEH B~ CDH F9{t 19H C9H n~H FBH DH .E)H l!~H n-H F7H CIH F.9H
1~501~19H C9tl C3H 5~ IEIH ~:DH F7H 19H Q~iH C~IH UH 5bH JAH FH C IH
IA~OH~5CH..~3H FLH C3H F~L 13H C::IH ~2H 19H ~9H 19H 32H A2H 3FH ;.~'1 I~L11~89H D~H ?H 19H L:9H 79H 32H ~3H 9eH 3EH 2AH DlH aLH QH
I ~80H~E;~1 19H C~H ~1 aBH D3H ~JH C~lll E2H 9H ~1 0 LI fDH .~llH H. 1 9H
~AsDH~csH C:~H ~f~H 71~H 97H 06H 0011 ~ZH lIH L~H 9~H C~H ~3H L~H r~l ~M0~0,9H o~H. ~F~ IH JAH 7aH F~H JO~ C:H C3H J~ B7i1 27H ~7H H
IA90Hc~FOH G~l ~3H llH FH C~H e~l.5FH ~1 ~53H IAH 79H ~1+ D--.H SW
IAC~H~63H IAH C17H O-H F~ CnH 7H J9H C3H 3C:H I~H 3e~ 1~5H C9H 3AH 5~!H
I~BEH B7H C9~ OE~l ~4H CaH SCH Je}l OE~L C3H C::H E~H 1.9H C9H Cl_-l F:l IAEOI~H 6e~i IJ~ CDH 7~H IAH C~ 3H I~W CDH ~H 19H QH 31H IAH C9~
~AFOI~C~1 OIIH .IBH DAH ~3il IEY l ~H BDH I~H 57H e~H 31Frl ~--H ~1H ~H 5LH
~900~1E}1 rrH J3H C3H 37H ~FH .71H C9~i DBH ~IH ~Y 30H ~H I'`H 19H DaH
~91 O~SIH E~H DF~ BH .3~1 ~sOH C~!H ~SJ H DBH 60H C9H 37~ H ~5H ~1 H
1~20H~JBH CDH PCIH J8H 2~1:l DbH 9FH ~oH Fri ;::IH rilH I~H ClH ~2H 18H
.3FH ~L DFH DAH 5~11JEH r~ lIH 5H IBH F3~ I~H ~C~ ~H 19H
13~)1~r H ICH t:~ 6~H 18H r_~ 23H D2H ~i~;l lElH IJ5H rAH 99H lE31 I:~:)H .U;H
IE!5LIJ~19# 2~1 7.7~1 C;IH E2H I~H OH 9DH 13H 1:3h 2!~H J9H H 90H 91H i!3~1 IBoQl~lH C9H CIH UH ID~ IBW C:IH 76H 19H 37~1 ~H 'EH ~IH C;H 97H r~H
JE17DH~H 7~H 1!3H FIH CJH ~;1H !3H 2JH LIEH 8r.H 231i SIH l:W H
IE~ElOt~lgtl :~1 7Ftl.~2H 7J~H laH 3~1 rrH l:;H 7~H L3H_JH C~H 21H OEH 3F:H

IP90~71H ~8H 23~ 3~M 7Frl QDI-I C2H 5~2H IBH 23H 3/~LH ~IH CgH ESH 2~H ~i~
IqACh~BEtl 4~:i ~H ~H DlH IQH ~IH ~H IEH C~:)tl rG~I I~1 C LH ~OH I~ H
I BE30'-~r=-i L2H C~H I ~H l~ r-H I ~H EDH 113H JC~ F~H ~211 ~!1 eOH
.lE~)~-~H lUt F~1 IIH ~11 E011 IBH )CH F~t II;~H i:lll 0H J~ IrH r::H 2JJt .lBl~ClH E~1 leH IC:21 FE~t IDH CAlt EDH IRM ~H F -H IBH Clll EOH I~H I~H
I BEDli~3H ~)H CUI FC~ J BH E~ ~eH 2J H OFrl I~Fil I I ,LI IrlH 9Fil l ~I F~ ~SJ H
J3F0~ r~H I~H 72H .23H I:~i ~I EDH JE3H ;~H _l~L.CQH E'H 2~H ~CH ~CI!
ICOOtl~95H ~r~l 2H CI~SH l~:H 2~M '7E~ _IH J:gH t:~lH IDH IBH ~5H 9H ~H DIH
ICIQ~ODH DAH 22H IJ~H E31t ~H !lQlt B~H ~H !~H D~ QH IE-I Fll~ 97H
IC2Q1~3H C9H FIH 3;~ 1::9H DEff Frl ~DH ~3H J~H 5~i D2H OEH ~H 2JH ZQH
IC30H~COI{ .C:~H 40H IC~ rH ~H ~}t IAH a91~ lCOH 21H OIH
I~Qi~22H .a9H ~1 ~H OS~H l~l r~H ~}! ~IH ~H 5aH ~CH ~---rl 2~H l:UH 5~H
ICSO~I~L. FH 23~H ~2H .9~ IE-I ~H. rrH C:~H ~H UH FIH CQH ~'1 ~QH ISH
JC~OH~H ~~ C9H FH 2~il ~H ~H lEH 22~ 5911 E:~ C)H C9H JDH O-i JS:~D~FH t:DH q3H 1~11 O~:H COH ZAH 5DH B_H ~5H. JCIH CiEH 07H 0~ OJ~
1~0~21 H os~H O~H Z2~1 ~gH B~H ~il QS3H 1~ rUH 9EIH l_H F5H :7DH B~ ~9 IC90Hsa~DH IE~H 5 H BE}I DE~H rrH .t:DH 83H l~H FJH C9H DB1 1 CDH 8iH
LC,~OH~l~H O~SU ~H ~H OaH 2LH JOH OFH C3H ~IH 1~ 21H D~-H 33H 0~ 0~1 J CBO~H lL3H l9H Q~ ~H ~H H 19H DEH lElJ ClH F~H J9H OEH D~H C !H
IC-~5CH. I9H ~FH 12H 5~H BEH C~:)lt F3H JJ~H CAH 1~3H IrH E~H 3FH F~ læH
Ja~O~C2H E5H 11~1 3eH RQH OE}I J9H 32H 5eH QEH QH E2H lS~H Cr`H .K~H IA~
ICEDH~CUI ~3H II:~l.EbH 3FH FrJI 2AH C2H 98H IEH l~LI 5~H ~EH C9H QH ~H
~OH~IBH 7EII F_H FFH .C3H l:~UI FCH 18H ~F~I CDH E~l 19H 7~H ~1 FIH 1'~1 IDOOH~I IH 0~ 8F1 7CH ~H AFH OOH E~H OFH C2!~ il IDH S4H ~:ZH 2CH l H
ID1 01~7DH CDH ~1 ODH c~H DFH CZ.Y 35H IDH ~5H C~H 2DH ID# C3H 3~ H IDH
.ID20H~J2J1 13H 3EH FrH 17~i ~H CDH 2DH IDIl 7QI E~H OFH C~H 2DH l~lH
ID30H~t lFH ODII E6H QFH a)H 2~H ~DH 7DH rJ% OFH C~IH 20H IDH 2!1l DE~
J D~aFH CDH E~H I CH C9H C~1H SCH J 8H EEiH 2J H OE11 ~i CDH Q9H CL~H 2 IH
ICl50H~EH BElI CDH FIH JC~ CS'H 47H E6H 3FH FEH t~H 02H 98H IEH B7H 6Frl JD~o~2bH COH l.lH ~FH IDH 19H !iEH H 5~H 21H ~IH 19il E5H.BH ~9H Cg~i .ID70tl' IDH 22H J EH 35H.IcH ~H IDH I IH 08H F9H IDil Q~t O~H 89H ~H 9RH
IDWH--IEH 3JH 2aH 79tl 23H CEH 2DH COH :12H C2H 2FH .9~H IEH 99H IEH EDH
ID9C~i~29H 73H 24H C4H 2 H aFH ~ZH 77H ~oH 9aH IEH 93H IEH D~H 2AH a~H
JDAOtl~25!~ E7H.2CH IDH 37H J7H 31H OPH 34H 9~H JEH CI~H f:OH ;lH C~H ~IH
.1430HaJ.9H EbH 3FH FE}I ORH D~H 98H IEH FEH QcH CIZH 98H IEH ~5H CDH L~H
1DC0.~19H FIH ~H 07H 87H ISFH 2tsH OOH C9H .OEH EH CDH ~SBH IJ.H CDH ABH
JDDOH~JDH I IH B IH IDH J9H 5cH 23H 51SH E3H 0H OcH 7Frl CDH SBH IllL J:I~
~DE~rCH 1~11 C H ~ilH l!;H E~SH 3F.1 FEH OE~H ~H 5EH 36H .FE}S .OAH CIUI 9 JDFOH-3~$H F H J~H CJ~ 35H 3~H C3H 9PH IE~ O~H FDH C~H ~3H 3AH 7qH. 17H
IECO~D2H 49H 3}~H C~H FOH I~H C~l ~IH 19H E~iH 3FH F-cH ODJi C~i l9H 3.1H
IEIC7~t~ 09!1 C~H ~SH 3~H FcH J-sH. C~H BEH 34H FH IC~ CAH IC~ 3sH C3H
IE20H4~48H IE;I C~ DFH.GDH 6BH 1~1 ~8H 1711 I~ZH 9~-H 38H ~lH A~H IDH .IIH
IE30~8Frl IDH C3H D4H IDH OcH BFH C DH ~58H lAH C~L~ IDH llH 9DH 14H
i~0~C3H i)~H JDH 3JH FrH B~L.~ A4H 19H l~H ~13H 3ZH 5JH 3c~1 CDH 5~H
IE~OH~-IEH CDH l:lEH lAH ~3H 6IH. J9!~ CDH E9H JAH 2JH ~7H 37H 0~1 OQH C:lH
IE~OH~03H 19H 3ILH 57H 13EH FH .~H ';~ 19H 3e~ ~CH D~H 19H l:DH ~5H CI~H
1~01~3~! 3CH D3H J9H C;;H IDH 51~ 3EH 3Erl DFH D3H ~SIH QH ~9H 1~! C^H
IE30i~9C111 IFtl 3~U! 2!1 Be-.H FH CDH 6BH I~H 3AH A3H ~E1 ~FH a~H 77H I~H
IE90~2~H 53H Q~l F9H ZAH 55H 8E~ 9H 3EH 9FH 32H 57H RCH ~H 75H li~l JEAO)~3E~1 4~H C3H 9AH IEJi 3EH 29H C3H ~H IEH C~H E5H J~H 21H I~H 19H
IE~O~OEH OOH C~H DlH J9H CDH FOil IJ~H C3H 7.9~ 11 C~)H UH L9H 21H 09H
IEI OH -38fl l H r-t--H 32H 57H BEH CDH 5DH IEH CDH FOH I AH C3H ~IH 19H CDH
IEDO~C~I 19H21H ~H 3E~ ~IH 5D~.I~H C9H ~H 5.7H 891 CDH CFH IE.LI ~lH
IEEO~rOH I~H C9H CDH IIH IIH 3E~1 99H CDH D9H IEH C9H E5H COH CJH 19H
IEi:OH~-OEil 7Eri CDH ~13H llH O~:-:H OllH 2~H 7F~.BEH 5:DH -15il IDH QEH 5;~ 1[~
IF001~7CH O~SH 0l11 J:DH 52H IAH 31~H ~EH eE~I 6FH 26H Otlll O H O~SH CDH 1511 lFlOl~ll~i EJH C;~H CDH E9H 1AH DEH Fr.H CDH R~H I~H 2.11;i 2~H ~llH OEH O~H
iF~O~C::lH D3H I9i1 CIH 3CH I~H .C9H CDH I~LI. I.f:H.~H 75H 09H C9H. QH E9H
I~F30H~IAH 2JH O_H .38H OEH CDH C~H D3H 19H C~H 31H iAH ~f{:l~L llH ~H
IF~78H IEH E~ lFrl. F_rl 31H ~H FEH 2~H CeH C3H Y8H IEri C~H D---i l,~H
IF501~2JH F-~ 3711 O_H OOH C~H D3H 1911 3~i F~ri 3ZH J~H 9H 32H
IF60HoC9H ~H r9H 19H 3AH 4EH EE I B7H. ClH 7DH IrF~! 2.1H 25H ~H 0~ OC.Li i~.7Qt~C~H ~H IQil C~H FOH I~H ~oH 3FH F~i 31H '?'! olH J9H 2LH æH lBH
JF~O~EH QOH ~H ~il 19H OH rH I~ H D91i Iflll E~H OlLi ~Y ~FH OJli tF!~H I~H J~ C9H D3H I~iH E~H O H l:,~H 3AII J9H ~H 2bH IAH C9H DBH
J~QH2rl~i E6H OdH OEH F~ C2H EDH J~H C3H F9H 19H DRH ~M ~bH 4~ C;lJt l.F3OH~C3H F2H ~FH OE!I OFH CDH .8IH 08H I~H DOH 4~H 25H DBH ~4H ~F~ ~H
IF~.OH~OH t~ I 81H F~l B~1 IFil D~H 'OH nH 2~i 7LH 23H I~H 05H ClH _a,'l IFD~lFH DE~li 54H 2~'H r2J1 Dlll ~FH D2H5~H ~71i F~H 8t:~ Jrr~ CIH D1~1 IFH
iFEDH~3~H ~:9H 21H ~IH Ig~ E;H CDH 1~9H 19H 2JH 5JH ~8H OEl OOH C~H 03H
IFr~H~19H C~H ~CH ~IAH 2JH JI~H 9E~ C:)H ~11 IFH ~IAH ~5H IFH 21H I~H B~
2~ ~H 2~ 23H ItH D~H C9H 2JIH IFH DAH 35H 2~H IFH DJ~H FCH 2!1 IFH
2010H-D, tl 7nH. 21~ Jl5H Ja~ .3E~ OJH .lZ!~ ii BE-I Q1 O~H ~lH ~. 201~1 2~2CI~DAH A5H 1~ E5H 21H AQH LIFH CDH 5~H DD!I D2H ~.GH 1~ E3H ~æH ~Fri 2030H~3EH EJH C9H lE;; alH ~H 6FH aEH OEH 02H CDH oEH 20H DlH A5H l-i 204~7i~H F31 20H 02H lDH IEH C9H D5H l E~H 0311 52}~ B3H C~l 2054~-9H ZC)H BH 91H CI~H CX~H C1:3H ~FM 03!'1 DAH ~DH 20H ~H l:~Ji 5~H 21~H
29bO~JCH B5H C2~ J~SH IE;~ E~3H ~H DIH C9H I 67H 12H CUH ~H I~H 12QH
20~0~0{1H C2H ~7H 20H ODH CU1 97H 20H ~2H ~iFrl 2CiH 2:~1 C3H 7LH 2~H -~H
2C90H~H QE~ DDH ~H B5H 6Fr~ 9H 3:7~i. ClH ~CH 2~11 2;H C:~H 6~H ~GH
211~DAH A5H E~l GDH C3H 7F.-1 2~'1 D2H 7F~5 20H i7H C9H 3AH 6.q{ E~EH ~71J2Qo~H H.21H O~H BFH 34H FrH ~3H ~J~H ~H AFl`i D~H E~ti Q~H 77H Z~H
20301i~ iE~l OFH7~ IH 7~ 1~ .H DnH E15H OFH ~H 23H 73H E~H I~Fri20C~H'7.7HE9M C::)H DJH OI~L.~H Ele B7H. C~H 7,H F~l 23H r7H .~5H 1~ O=i 2QD~aFH~)H77H I ~FH 12H 7DH 3eH CDH I 6H 2OH E~H Z9H 2 H 7~ ~H
20Eo~o~H ~IH C:~H 3~dH COH J~H E~H ~OH :12H 5aH BEH 2~11 Oe~i O~H C~H 6EI
zt7fa~2Q~511 5H Zlll 6t~ ~FH ~5H 2~il f~ H ODH ~2 210~A~ 1 IE-I EIH~3H 23H ~2H 23H E3H 22H 79H BEH ~H F~H 21H 5~1 23H
21 ICH~2~M 5~ 23H .7BH e~H r~ ~5H 1&~ BH 22H 7DH ~Eil .e9il ~1 7~H i!;i1 Z12~7ZH E~H ~lH IIH 50H aEH ~H 5~M Dl:)H DA.H 3H 21H OEH QlH C~H ~1 2130ii~20H ~H ~3~i 21H ~-H Q5H ~12H 7QH e H 23H .C3H ~aH 20H Zl~i 52H
214CH~8rH OEH 03H CDH 6~H 20H DAH 73H 21H 3AH 70H BEH 57H C2H ASH IEH
2150~EJH 2AH 79H BEH ~H 5~H ODH DA~ JEH 2~H ~H CIH CllH 55H OU~
2160~02H ~5H lcH -3H Z~H ~3H 3EH 3EH 07H 32H 70H 3E~ C~H.I~H 2CH DAH
2170H~aBH lH C9H EIH 22H 87H BcH.ZlH 61H 3FH D~H.9~H ~EH 71H F~H 23H
21eOH~C2H lSH JH OEH DEH~H 17H ~AH C~H ~7H 20H 3AH A5H IEH 3æ~ 8C~
2J90H-~EH 23H 23~ 2~H ~5H 21H ~!H 8~H ~3H hFH 3~Y ~FH 3~ OFH 02H CDH
2JlOH-~EH 20H D~H 20H 22H ~3H B~H S~H A~H.IEH Fe~ 13H D2H lDH IEH 7EH
21aO~e~H O~H 32H 71H ~E~ .7BH ~2H 16H 22H F--H ~2H CAH C2Y 21H C5H 12 21~0~27H 5FH 23H OEH O-H ~H ~7H ~OH DAH 15H I~Y CDH 7FH 20H 78H F H
~LD0~6QH D2H ~5H IEH ~E~ H 04H 47H 3~H .71H B-H BOH C~H ~5H l-H 31H
21EOHD71H 8EH lOH C2H ~5H IEY E3H.2ZH ~AH 9EH E3H 23H ~DH J~H 20~1 7~H
2 FOH~CDH 33H 2~1 E3H 77~i 23H ~3H 2AH ~L 3E~ --3H. 7~1 23H ?2H Z3H =: I
æOOHA~2~H 7F~t aEH E3H. 7~H 23H 721~ 23H 11H 7~ 9FH CDII 56~ ODH E3H D~H
Z210H-20H 2~ Z3~1 1~ 99H 2IH F~ 12H D~H C2H 21H IEH GOH C~IH C2H.21H
2220~elH 2Bli 1-H ~JH BEH CDH 5~H OOH D2H ~5H IEH 22H ~7H ' H. 22H223CH~ H C3~L 1~1 24H 71H F-l 23H L:Zlt l5H IEit DEH :rrl C3H 7~H 1~1 22J0~2~1 23H CDH :13H 2nH 32H 5~1 3!~}J 23H aEH 03H CDH ~H 20H E:SH 21~1 225CH~F~tl OIH CDH 5~H QDH D2H ~DH IEH 21H ~IH B~l E3H OH 03H E3H 22.!
22~0H~59H 8EII ~DIH 23H ODH C~H 91H ZH 5EH 23H 7EH ~H 02H C H ~:H 22H
2270~23H 5~t1 23H ~:31i.DSH E~H.2~H 59H BE;I E~l 73H 23H 72H 23H D~H .7;
;~Z~H 72H 23H E3H E3H 2AH 59H .3EH 23H ~3H SFH 2211 23H 23~ UH 34H
2290H~22H E3H 1111 ~IH BF~l ~H 5~5H ODH C~ .~SH IEH E3H OEH 03H 21H 21H
2~Oi~CDH ~EH 2DH DlH Ei~1 22H 21H f~H OJH Ç~ll'. 5SH DOH D2H hOH IEH E3H
2290H~22H fi7H BEH D~H 21H ~H 3~H CDH 5~H ODH C2~ 5H IEH 2~H ~1'1 BF.I
æCOH~SEH 7~H 5~i 2~t E~l E3H 22X ~SH BE!i ~DH ~SOH. DEH D.tH ~5H IEH EIH
22~H~5E~ 2~ 5hH E3H 22H ~3H.3EH 2~H 85H 3ELi ZH H 3FH 23H 22H P~H
22EOl~aEH l:DH ~i:H ~H O~lH B31t IEH C~ SClH.DE-iD)3H C3iD7H 22H EIH.2~H
22FOH-22H ~7H Bh~ 2iH dJII aFH Z2H ~5H BEH C3H 3~H ~9H 71H F-H ~4H ~1 7304~SH IEH OEH F C~'H.l~i E5H 21H ~IH 3F~ r3H ~H O~H.32H ~'F.~I
2110H~naEil CEH 0~ C~H ~EH 2DH D~H 15H 1 ESil 21H F~H OlH CD!~ 5~H 0011 2320~e~H D2H lOH IEH E3H ZZH 5gH BEH E3H IEH ~H ?H 5~H 3EH 23~.0=~i ~330H-O~H C51H hE}i 2CH DAH 3~H 23H E5H 23X AOH OFH CDH 5~H LDH EIH D7X
01~DH IEH E3H ~H E3H 2AH 9H 3EH 3H 71H Z3H 7211 ~H 53H R'-~L 23H
23591~7?H 2~H DIH 7 H Z3H 721i 23H -3H 3AH 5EIH 3E~i 3CH F:H ~9H 32H.5~
Zi~DH~aEH DAH 2~1 2~H EIH 23H IIH ~IH BF~l ~IH 5~H ODH D2H A5H ~'1 2æY
237~17H 3E~i EBH 22J1 ~5H fif~ 3H -~ I H .3OH CF-i DEH CDH 77H .J 'IH 21 H 1 dX
73~ BFrl 22H aSH BEH ZJH ACH 3FH 22H ~7H 3E~ H ~CH I~EIH D/H 9~H IFH
Z:~0H~-21H 9Dtl 2~i 22H 53H ~Erl 21H XH O~H 3~H 22!1 53H 3&i CDH UH i9H
2_iAOH~ 9C~i lCH D~H 9PH IEH ~H 2AH ~:2H ~3H JEH 22H 7FH 9Q 21H ~H
7~801~2~H 2?H ~i ~_it.2~H ~rl ~H 3VH ;~1 5311 ~EH CDH C~H J9H CSIH 2~H
21CO.'i~3CH D~i .Y~H JE}I E3H 2~H ~5rl.~C~1 73H 2:1H E3H.2AH ~H RE.H E9H. 7:~1 2~ 23H 7211 23H E3H 2~H 7FH. BEI E; 1;. 73H 23~i 72X 23H 22H ~ISH ficH r~:H
23EOH~3111 CAH 05H 24Ji FE;I 2~i C~H 9~3H 1~ ~H .~OH 03H DAH QOH 2~H FH
~3F0~2.~H 2H 9~H IFLI 9DH ~saH OEH CUI Q~iH 24H D~H Q5H 2~H C3H QQ~ 2~H
24~H~rEH 31H C2H .9~H l~ IH 27H lFH 21~! P~H 3EH 23H 2ZH P~7H B ~{ 2~l 2~1~1~H 3~H 22H 9 H Br-Y CDH L-H 24H 32H PlC~ 3-Y C:IH. ~OH OF.; ~!3H 2AH
242DI~5~ 3EH 7-Ll 32H ~EH ~E-~ 2~H 5 Y 2_H 5~5H .23H E3H 2~H 6.~H ~H =~H
243¢ff~_H 2 ~H 50H 23H 22,'1 ~5H 3EH E3H 2;~H 7FH 3EH ~:DH 9EH 25H DAI-I 3ell 24~1*lF:I C3.i 13H 24H 3hH .eCH BEH r-H ~H D~H 5Frl 2~H S ~H ~B~I 2dH
2~$W~OZH I IH 12H 7~H 2JH ~t ?.IH 27~1 77H 3~ _3H.22H .75H 3EH 1:9H I IJ1 Z~oOli~15H SF't 2111 7JH 70H ~Y 5IH 24H 3E.1 OIH llH .77H 70H 21~ O~H 711:1 2470~H~C3H 57H 24H 0~ DF:I CDil 7;7J'1 IAH ZIH 7~ 2~H 2~H 55H 3EH ~IH OOH
2~301tn~0~1H ~11 ~ZH 53H E~1 Ç:~)l r2H 19H DE~.-I rr~rl C~H 133H 1 AH L:~H 37H 0~H
2~.90H-~lH 9~H J El r=.LL 211-1 C2.1 98H I EH ~H BCH BEH DH P'H 1 I H C~
24AOH~C~OH CDH lDH 2~5H DAH ~H I EH J~l E~ OlTH - FH 3A~1 9C~1 aE~I 39H ~H
~o~8o~MH IEH 'SH QH C~l l9H OH Fi~rl ~H ~1 1~H EiH 7EY IFrl ~F~ IFH
2~E~H I FH 32~1 .3EH B~H 23H 23H H 5H. ~1 U) F:! It ~H .3~H
24DO~H ~EH ~FH 2~5H Ot~H Q~ H 45H 1DH._lH ~H FOH l~H ~H 7cy 24EOltD24HS Ll 2:~ 5~H 2~!1 9H 22H 7FH e~ '~H C:~H Et:H 1EJ C~H ;~H 1~H
24FO~C~H 7~H 2~ F_H 31H ~9H 7E.l.-~H ~7H ~FH ~H 8CH B_H B9H CDH C~H
250Q~B2H 24H .0~ D~l.C~H 77H 1~Y 21H ~.7H Z5H 22H 5H 3EY 21.'1 CO~I ~lY

251~H~39H 22~ 53~1 ~EH C~H C9H JgH ~H 37H C~H DlH 50H 25H F_H 31H ~2H
25ZD~-~8H IEH ~DH 27H.lrH IIH OOH OOH ~H ADH 2~H DAH AlH I~Y 31H 3'H
2s3oH~aEH ~FH 7~ E~H 07H g9H C2H ~H IEH ~3H Z3H Z3H 23~ 23H 23H 7 25~C~WE~ 07H ~H C~H 3AH 25H CIH ~3H 2AH 77H 9E~ E~H C~H 70H mH Cg~
2550~FEH 23H C2~1 S8H 1~1 C3H 2~H IFH F-~H 31H ~2H 9aH IEH C~H 2~ H
25~C~-OEH C~H 21H 15H 5~H iJH lDH 71H SDH 51H DEH C9H 21H 15H S~H e5H
2570H~7EH BJ~ ~lH 93H æ5H C~H B3H 2~H DIH DAH 7nH 25H C8H CDH 5~H ODH
2590~nCAH 0=H 7~-H D2H 9~H 25H 29H 23H 23H 2~H 23H F~H OIH ~9H 7~H 37H
25.90H-CAH ~H 25H 23H 23H 23H 23H 23H C3H ~EH 25H EIH 37H ~9H 2AH 77H
25AO~-3E~ CDH.~bH 2bM 3~H C~H E5H 3~H ~EH 8e~H 32H 8FH ~EH 2AH ~UH ~H
25BQ~EBH ~l 15W 3EH ~H ~3~ 2~ DlH E~H 25H C~H FOH Z5H DlH '~H.~GH
Z5CDHo~4~ 03~ 03W C3H 03~ C3H CDH 70H CDH E~H 3AH 8FH.3EH J7H 17H IJH
25DGX-~H F~H 4FH 31H ~CM BE~ B~M 77M 23H E3H.2~H kAH B~H ERH 7~H 2:H
25E3H~J2H 23~ BH.2~H 7F~ ~EH E3H ~3H 23H 2~H R7H C9H DIH C3H C~H ?~H
25FCH~E5H 21H 7FH ~IH E3H.2~H 9IH 6EH CDH 5~H ODH EIH CAH ISH 26H 23H
2~0GH~23H 23H 23H 23~ E~M 21~ d~H eE~ ~eH~ CDH 93H 2~H D~H ECH 25H C2H
2dJCH~8DH 25H ~3~ ~OH 25H 3UH ~FU 9FH 17H 17H 17~ E~H E8H 4FH 7EH E H
2~ZOH-OJH 01~ 7~H DlH C9H 7EH 87H 37~ C8H E5H -~H 07~ ~39H C~?H ~H 2~H
2~3DH~C3H 7~H 2~H CAH 50H 2~H ~FH 12H 50H BEH 23H 23H 23H 23H ?~H ~H
2~40H'B.7H ClH PRH 26H E6H 07H 29H C~H ~CH 2~H D~H 72H 2~H EIH 37H C9H
26SCH~H 5a~ ~E~ gJH L~H.7ZH 26H 23H 23H 23H 2 H 2~K 7EH E~H 07~ ~9H
26~c~C2H ~DH 26~ CDH 71H 2~H DAH.~H 2~H ClH 7ZH 2hH C2H 7~H 2~H D~H
2~70H-~DH 26H 3EH 03H.32~ 5DH a~H DJH ~7H C9H D5H 23H SEH ~H S~H 2~H
2~30H~2~H E3H E~ C~H 5~ ~3H EIH C9H EJH E5H 7EH E~H.02H ~9H C~H h~H
2a90H~2~H DAH 4DH 26H 2h~ ~H BEH 7EH E~H 07H B9H CAH aCH 2~H DAH 72!t 2~0~2aH C3H ~OH 2dH ~:DH IZAH 2bH I~H 94H 2~H t 3H J,DH 2bH ~:Dil 25H l9H
2~BO~o32H BCH BErl 3AH 8CH BE~I ~H 7EH B:n1 C~l F2H 2~1 E~H 07H B9H l llH
2~SCOH~CBH 2~H D~H 23H 23H 23H 23H 23~ 3H B7H 2~H D5H 7EH Jf:H lFl~
2bD01t-EbH IFrl 32H BEH .3E~ 7~H SEH Z3H 5~5H F'lH l:DH 5~H OQH ~!H EIH D~H
2bEO!~CSH Z~ C2H.Er~ H E5H 2~t 5EH 23H 55H E3H 2ZH RIH ~H _LH ~H
2bF~23H C91J FI~H OJH 37i~ C9H OEH O~sH ~Frl 25H B15H l:OH DDH CZH F9H 2-~H
2700H~H 21H OllH OOH 2Z!1 ~7H BEH CllH ~3H 27H C211 57H 27H E3~1 21H O~H-2710~0C)H æH ~7.H BE~L2JIH 9H 9EH E3H 7EH OEH O~Slt IFH CDH 1:2H laH 27JI .
2720H-Et~H 0~ ~H 1:2tS 4~H 27~1 23H 4EH 23H 4tSH 23H 7_H 8BH ~1 59H i!7H
27~0;~1 5.~H 27H 3EH 0311 23H ~l~l CDH ~S9H I~Dit C~H 57H 27H 3~1 1:2H lSH
27-l~H~27H l::lH 2BH 27H D2H. 57H 27~ 3-1H 5DH BEH 47H l:DH ~13H 27H C3H OAH75~27H CSH E3S~ 6~ 8EH ElH 3~H l:9H 23H 9~H C5H aH 67H 8'Y
27~10H-E~H JLFH.1:;7H 21H DOH 4aH 3J.H 5~1 9EH J.7H ,7i~ BJH CAH tH EbH
277DH~F11 3811 J~ IH 27H D2H ~2H 27H 23H 5Eil 23H 5~H 23}i l~l C3H ~H
27aD~27H E~ 23H ~SH C2H .9C~l 21H 23H B-5H 1:2H 9C~ 7H I IH H C:~H
Z79aHo5bH IIOH E~H.~:2!t AZIl 27H F~H OIH 3.7H C:IH,~2H 2IH EIH C~l bF.I
2~/DH~27H AFrl 22`H.5FH BE~ C9H E5H 21H OOH ,5~ 7~L.3~H C~l C~ll 2~
2.78DH-5E:1 23~ 5H 21H l9H 1111 OC~I 5E~ DH 5~5H ODH DAH CUH 2.1:H C3H h~Y
27CD~A2~H E5ii 23H a~H C2~i O~Hi..27~i 23H i~i C2H D~ 27H EIH llH ~H SE~
27i~H-CD~i 5~H ~DH E3H EIH C~H EIH ~3H ~FH 2.7H 2~H ~IH .3EH OE;i ~i COH
Z7EOH-91H l~i 2~H ~3H BEH E~H 2J~i ~IH 3EH 7DH ~3H ~æH FDH 27H 7CH i;!H
27FOH~12H ~5H Bi-H C~H IOH IAH 3 H ~7H l~H 3~H ~SH 8i_H 3~H 2H OlH 2~H
280oH-lFH ~2H ~SH i~EH C~H IOH J ~1 ~lH 12H ~H lE~iirH ~2H ~5H ~E:-i COH
2~ CH-~7H l~ki CDH fOH IAH C~H 90H liY E~H Fri F~ri 2AH S3H FE~ 29H C~H
2520H-~AH ;~3H FEH 2gH CAUi OnH 29H F~H I~H CgH F~i 31H C2H 9aH l~}i 37H
2B~OH-C9H O~i~FH.~H 7~H IAH 21H OOH OOH 22H 59H ~EH 21H J~H ~FH ~H
2i~0~-~5H 8i~i llH ~UI i Oi':H FF~ DH 53H Oi~i 22H B~i 8i~i 21H ~DH 29H
2350Ha22H ~H ~EH 21H OOH COH ~9H 22H $3H ~E~ CDH 5EH 29H DAH 9~H lEH
2B~0H~2JH ~CH 2~H 22~ 55H ~EH ;~H OOH COH 39H 2ZH 53H 3EH CDH C~H l9H
29.70~C~H 3dH lCH D~H CCH 29H raH 2~H S2H 9~H IE~ Z2H 59H ~H 21H.7EH
2B~0~2e~ 22H 55H ~EH 21H OOH OOH 39H 22.q 53H 21H OJH COH 22H 61H
2~9~3EH 2EH C~H 22H ~H ~EH 2H C~H I9H 2AH 59H ~E~ OEH O~H QH d5H
2~Uo~lCH H Z7H DAH AE~ 2BH ~H 21H ~6H E3H 22H 6;H BEH ~H nFH
28BOH-CDH 83H IAH CDH oAH 27H C~H F9H 21H DAH 9BH iEH F~H l~H CAH ~H
Z8C~H~2eH 2AH L3H 9EH -3H 2AH H 9EH 3~H b5H 3CH ~FH A5H ~7H 7DH ~F~
2~DOH~'H 8GH 5r~H 7.VH ~H ~7~ 7C~ 2FrL A2H ~OH 57H BH 2æY 63H 3EH :aH
2e~0~BlH ~DH 4CH O~H æH ~IH BEH D2H ~3H 29H 2A~ 95H 9_H E3H 2AH 59H
28FO~ JIH 12H I~H 7CH l~H I~H 2~H ~3~ 5EH 7DH 12H l~H 7CH J2.~ !~H
290D~-r~H Z~H asH BrH ~DH ~OH OFH DAH.2AH ~9H C~H ~OH 2BH F=H 31H CAH
2910H~2~H 29H F-H 2AH r2H Q~H l~ 21H 59H BH 2~H IJH F3H OIH C~H ;bH
2920H~ODH 3AH 9~H IF~ 22H 59H BEH C3H 7~H 23H 2~H 8SH BEH 23H ZZH 37H
29~0H~BE~ 21H l~H 9FH ~æH 3~ 9E~ C~ 27~ t;~ OH 5EH 5ffH ~AH r,~
29~0HNBEH SE~ 2~H 5~ 23H c3H 22H 59H 3EH.E~H 5~ 23H 5~H 23H 2ZH a~

2950H~BEil EBH ZZH H ISFH Z9H DAH IE31 C3H 3~i 29H CDH C9H
2~1t)~l9~i CDIl 25H L~i i:)~l r_~l Z~H C2.H !i'131-1 iEil mH 3ZH 5~1 .aEH I~H ~C LH
29.7~WH 2.7.H ~2H A~l 29H CI~H A4H 27H ~H E~ QIH O/SH DOH C19H E5H 2J~H
29801ia5;:H CDH 5t!~ ~H ~H.DIW ClH 35H 29H ~DH ~H 03H 1:1311 03H E~iH
29~t~ioCDH 70H 1~11 2AH 5F~i aE~ 23~ 5~H 2il1 ~H ~iH 2 IH 03H a!:lH JDH E3H
29~o~al IH ;~2H 29H :JlH ~-~H ~H 5QH 8EH 77H 23H 3~1 63H I~Eil nH Z3H 3~H
29BOH~77~1 B7H CSH OIH O~l OoH 09H ~DH ~H.~Ail Si:W BE~ ~)H 70H
2s?~COff;~ODH 2~J 5FH ~EH 3~H 5DH 3EH ~FH 3~ 5AH PEH O~H 04H J7H Q5H C2t:
29DQ~H 29H E6H ~QH EIH 77H 23H 3~H.03H 23H 3~5H C1DH 23H CJlH ~5H 29H
29EQ~OFH ~H CDH 7.7H IAH 21~ E5H 2gH ZH ~5H a--H 21H OOH OOH ~9H 22ff 29F01~53H aE~ CDH MH 2~H 2JH F5H 29H 2ZH 5,H aEH ZIH OOH t~l ~9H Z2!~
2AI~1 gE~ C~H O~H 19H CDH 3',H l'-H C2,H 97)1 2~H F---I 2AH C2H 9 2~lOH3Z2~ ~igH B~ H 3CH J~ C::IH OIH 27H Dt~H A~ll IE~I 23H 22H ~ISH
2A2D1~2~H 2~1 ~7H BEH 19H 22H ~17H BE'rl 3AH 5~H 8EH ~2~1 8E3H EIEH C~H
2A30H~ OH OEH CAH 9DH 2J~ H 9DH 2~H CIIH C9H J9H ~I f38H E~l 57H 2~1 2~0~a5H3~1 5E~ 23H 22H ~511 ~EH E3H ZZH .59H .3Eli t:EH OCZH ~H ~35H ll:~
2A50i~D21H O~H GOIl 22~ ~ilH BEH 2~ B5H 3EH ~iEH 2~H 5~H 23H Z2H ~5H ilE:H
2A;50~-~H 22H b3~ H .C)~ DFH ~H EI;li l~l l:DH 3l~L IJLH l:!~H 73H ;~H2~71~ C3H FSH Z9H CDH DAli 2.7H I~H FOH I~H ~H EfH 3FH FEH J~H ~H r._H
2A~7H C3H FE~ aH ~EH 2~H ISJ~l ~EH 3~ CDH 4C~1 OEH ;Z2H
;~A9~ I H flEH D2H ~:~ ;UH B7H C9H FH 31 H C8H ZFrl ZAH 2A~1 157H aEH
2~AD~ CDH 06)1 2711 CDH C~H.COH 2~1 ~3H 2FH 2~H CDH H 29H D~H~9J3H l~l 2~30HoCIH 3CH IAH CDH ~3H 27H ~2H ~H lEH CDH CDH 2~H ~H 31H JlH ~H
2~CD~.7EH QE~ D5H IFH ODH CZH C3H 2AH E~H 03H 32H aaH ~EH 23H ~H ~3H
2ADQHa~H 2~H 22H B5H BE~ 19H ZZH B7H BEH C9H DEH EEH ~aH n H J~H 21 Z~EOH~F~H F~H 22H ~9H aEH 2JH E5H 2AH ZZH ~SH BcH H OOH OaH 39H Z2H
2AFOH~53H 3EH C~H 5EH 29H D~H 77H 2~H CDH.3QH 2AH 21H F3H 2AH 22H ~5H
2~0C~-3EH 21H DCH ~OH 39H 22H 51~ 9EH C~H C9H 39H CDH 34H 1 H D~H ~2H
2BIO~Z9K F~ 3IH C2H 98H IEH 22H 59~ 3EH QH 27H IEH ~DH OIH 27H DAH
2B2Q~A~H IEH 29H 22H ~5H 9E~ E3H 2~H 5rH .8EH 2.3H ~E.'1 23H ~H OBH D8H
29~0HnrOBH 7aH ~IH .cAH 5;!'H 29H 70H 2E~H 71H EaH ~H 4~H 2~H 23H 23H ~H
~70H 2RH Fi~H 2~i C2H .9aH IEH ~DH 2EH IFH rrH 31H 02H 9~3H 3EH ~1 ZB501~2.7H IFH 2~ 5Ftl BErl ~)H 4$H 23~1 5EH ~lH 9~11 23H 19W l~H ~tl 3~
2900H~FEH F~ al 70H 2BH ~J~H 5DH BEH 5FH :7H EbH 1.:~1 BBH C~H 5.7H 29H
2E~H~liH llH 5a~ ~1H ~OH ODH C9H FEH 23H 1~2H D~3H leH CDH.2eH IFH FE;I
2BBOH~-31H lZH 9BH JEH CDH 27H IFH OEH 0~ IH OCH ~CIH ~IH .IIH H CQ!I
2B90H'53H OEH ~:9H 21H ~H ;IIH ~25H O~H OOH ~EH FH F~ ~H ~SH 2BII h5H
2~0~0Fd 5~ 23H 5EH 29H ~AH ~SFH BEH FeH D3H C~ ~H 2BH E3H CIH 5aH
2B90~0DH E3H CJLH 02H 2PH D2H C~l 23H 7EH ~H ~OH OEH ~5H C~H C2H 2~1 2eCoH~C~ 07H D9H C3H 99H 2BH 23H 3EH 2gH C2H 9FH.211H DIH 37H C9H E3H
23DO~e:111 Ei~H 3AH bFH aQ~ B7H ~H B~H 23H ri31 D2H CAH ILH 2CH 7EH }~H
23EO~eDH 32H 581H ~E~1 7!~i CDH lFH ODH E~H ~3H 57H 7EH ~5}~.~CIH F~H.2?'1 29rOi~23H S-H EBH. 22H 79H 8eH E~l 23H 5EH 2~H 56H EBH 22H 7DH ~H 21~1 2~:~D79H.13EH E9H 23H FIH C~H OCH 2C11 5~H 23H 5E}1 23H ~3H 22H 7~H 8~
2UDH~c-~ D.lff E~7Y C9H CDH ~13H i~H ~3H OIH 07!1 DOH ~9H ;~2H 7 H 8EH 21H
æ20~7FH BEil ~i3H l~H 70H 9EH FcH 05H C,Ul OH 2CH ~FH 32H ~FH ElH CDH
21:30~9~ 2E~ 22~L.715~ 8E:H O~H OOH 3AH 79H 3EH dFH C19H ~DH ~H UH.7~
21~0H~5EH EBH 2~1 71H BEH I~H 70H ODlt 3~H 71H ELE~ C!)H ~H ~lH E~l 3011 2C50~CH 3~1 70H 9EH D6H L15H C~.H 5BH 2S:~i1~. ~'1 ~H J,FH 3~ 3il 3~
2G50~31H 4FH ZAH 7Frl I~H 7CH 3LH E3H 2AH .71H 3E~1 77H 23H 7 H Z3H 3~i 2C70~79H BEH 7 7~ 23H C3H 2~H :7DH Be3 EBH ~3H 23H .72H 23H ~1 7DH 9E~t 2C80!~r~ Q5H C8H E9H 2AH JaH BEH ..3H 72H 23H 7~M 23H ~M 3EH ~2H 3~H
2~.901~5FH B~l CDH 93H 2BH D1H 3211 2CH 22H 71H 9EH 7EH E~H 4OH CZH ~CFrl 2CAQ~2CH 7EH Cl:~H AFrl ODH E~H C13H 5.7H 23H 2~H 5eH 2.3H 2 H EIH BE~ 2~H
2C30H~7~H aEH ~)H 5S~1 ODH C2H DFH 2CH 21~H 7DH 5EH E3H 2J~H E~H BE.H 7EH
2c~a3H nH 23H 7EH B2H 77H 2AH 71H BEH 3~1 5BH J BISH 77H J:9H OE~
2C~OH-~H 06H DOH 09H E~IH 2~t 7F~9E}~ H CDH 9~5H 2Q~1 ~311 D5H 2~1 2~H
2CEO~IH aeH OE}I Q5H C3H DJH 2CH Llerl BFrl t~H 77H I~H 21H CH ~H ~2Y
2~F0H~5~ BEH 2.1H OOH OOH l9H Z2H 53H 9EH C 1H C9H 5.gH ~::7H 913~ 5CH DlH
~DOOH~ZJH 2DH J:~l .3JH C2H 98H JEi~ E5H ~:DH 27H JFrl Dlil 3EH 02H 3;æi ~F-I
2QI B~1 C~l S3H 2911 DAH ~AH IEH E5H ArH lZy ~FH Be~l CDH 9~SH 2gH CIH
2D20~1JH e~H 12Y. Q H 70H mH ~9H F9~ 23H C2H 9AX leH CDH 2~H IF~ F~n 2D3CH~1H C2H ~H Je-~ C~H 27H .IFH OeH FEH 21H ~IH 71H lIH eBH A2H Cn~H
23~0H~53H OE~ C9H C~H C9H l9H OEH DFH C~H 83H l~H Oc~ OOH 2AH 53H ~EH
2~0H~CDH 45H IDH OEH O~H O~H ~2H ZIH IIH OOH 2~ 99H 3EH CDH O~H l~H
2D~O~O~H 2EH ZDH F5~ ~OW 7DH B7H C~H AQH IEH 21H OJH 03H ODH ~lH .77~
2D70Ho2DH CD~ 4~H OEH ~3H ~DH 23H H 2AH 63H BEH 7DH 33H 6FH 7CH 5ZH

2D~,O~ H 22H I BE~I FIH FH 31H I F~H J4H CSH C3H 53i1 2Dit .Fi~;~ 31H
2D5~01i~9il FcH ill C8H F~/ 2AH Oil Fci1 23~ CZH 9~ IEH C1~1 5)~H t::~H ZEN
2~AOti~lFH 21H Fi~t5 Frtl 2~1 ~3H aC~I C911 21H E~IH 71H 11H A ,~2H 04H OOH
ZD~B0H~7E~1 F~l rrrl OH ~::7H 2DH Of 05i~ OH fit 2DH l:lE~ OH C19H
2DCCIJ~1 S~H ODH D8H C3H ~0~1 2Qlt 23H ~EH 2BH OH ASH 2DH C9U OcH aFri 2~t~0H 7~H IAH 21H ll~tl aFH2ZH ~511 BEH 2JH ACT EIEH B7H B~l 21~t 2DEO~OF}~ 2DH 5)J 8~H 21H OOH OOH 39H ~2~1 53H BFH C 1 IgH l:I!H
2DFOHa~!;CH IC~I llAH !;BH lel OH 2AH C2H 9~3H If ~2H 7FH 3~-i 21H .FDH. 2 ;~OOHa22J1 55H BEH 21H OOH 00~ 39H 22H 53H BE}1 CDH C9H 11i~ C:)H ~EIH 1U~
Z~11~21.LI D'Ot1 OOH 2;!H 591~ 3EH 21H 1~H Z~H 2 H r5H li IH OOH OOH 39H
2E2D~i!2H 5:iH .9~i ill OH 19H if 3~-H ICH HUH ~iH l FH 21~i G!ll Sit 2r3D~1r~1 22H !;9H EiEH ZIH DOH ODH 2~!H ~3H Elm OH. J.3H 2DI! 1:511 Oft r~H
2E40~:DH OH I AH ;!AH53H EIE.~ 7DH ~4H. ~LH But. FH rJH 2~H 5gH 9~ _3H
2E;l~}~2~HaSH 8E~t 73H Z3H 72H2~Y E3!1 2AH E3H .I:IH 2~H 72~ 201 2EbQ~22Ha5H BE~I Fat 31ff AH 8BH ZEH L:DH ~4011 DAH B3!1 2~3 OIL I H
70~2E~ Fax 31H CJ~i a.8H 2EH Fr~1 2AH ~:2H ah IE-I 2~ S9~ 2~i C:311 2E~OH~31H 2E11 F7H F-H 3JH OH EIBH 2EH C3H J4H 2EH CDII 2~H IFH 2J~H ~5H
2~901~BE-1 2311 22.H ~7~ aEH 21H I~H ~FH Z2H 85H EIEH 3EH OH 32H ?DH Elm 2EJlDHmCDH OOH 0~ D8H 2AH 85H ~EH 5EI1 l 5~ 21H Bil 2Z11 7gH BEH EBH
2~;ri~ 2:~ 5~i 2~H 2211 B511 BEi~ EaH 22~ ~'DH B~l C:DM I~H ~C~I CUH a9H
2EC~ JEH C3H OH 2H OEH BH I:DH 77H 1~H 2JH OH ~JH 22H EIH OH 21H
2~Dt~F~1 2EH Z2H S~H BEH 21H Ç~H ill ~9H æ~ s3x OH 31H ill t:~J
.?C~D~C9H J9H CDH 9C:H IrH DAH 13~H 2FH F~1 2~H C2!~1 9BH ~1~1 ZZH IFH Pi 2EF~H~1 3tH I~H r 3H 3EH rlIH 32H ~sFH BE;t l::DIL 93H 2~1 D~H l ~EH 2~H
ZFOO~IH 9~ ZIH 021~ 2FH 22~ 55H BEH 21H DOH 0011 3~H 2~!H 5~tl 3EH l-~H
2EIC~;4H i9H OEH tFH ~DH l IAH 21H 79H ~G'I OEH DOH OH 55H 1DH ~!lH
2F;20H~1 IAI~ ;2IH OJH OH 22H 73H BE E3H 2~ ~DH ~EH BH tlE~ D~H ~DH
2F301~3H C2H 35;~H 2FH 7t:H /.2H CAH 51H 2S~C~H 9IH 1AII tOH 31H IAH Cal 2~0~FCH IAII E6H 3FH F~l 31H CEIH FEH 1~H O 5BH 2Fil FH 2~ C2H 98H
2F~H-IEH 2J~H 1.3H EIEH B7H. C~li OEH DZH 2!~i 2FH 2AH J3H BeH E3H.2~H
2F6Ct~79H By 2311 22H 79H EIE~ tDH 5hH OCH mH DFH 2Frl 2~H 7F~ BEH OH
2F~3a~ J.IH eB{t 3EH OlH 32!-1 ~F~iBEH Z~H EIH B~l .CDH S'~H 29H D~H O
2FR~2EH OH 21~ {:-H 31H 1:9H a 2~H 1:2H 578H IEH 2~H EIH BEH 3E-I
2FgClH-03H 32H tiFH EIEH tDH 9~1H 2BH D~H 22H EIH BE;I EBH 22H 7FH BEH CDII
2FA~:9H J9H D91 aaH 2J~H 7FH B!~ t5H ~5ii JD!I OEH 7FH IDH E13H l l 2F3t~FO~ ill t H 2EH ~5H 3~:H FzH 31H CBH FEH 2~1 C2H 9~1H JEH C3~1 2F~ a2H 2Fd.DEH.FI;H OH TJH J~H 21H 16H 3FH 22H Q5H BEH 21H lC~ llF~
2FDC*1~22H OH 3E}1 21J:1 D3H 2FH 22H 55H OH 2~H DOH OH 35~H 22H 53H OH
2FEOli~H 5DH 1~1 DAH JEIH ~lH F~1 21H ~:2H 93t~ 1 2JH 13H 7~ 22~ ~CSI
zE~o}~aE~ 2JH OOH 0011 3DH 22Jl 53H BEH CDH.CS?H 19~! CDH 9C~ 1CH D~l 9aH
3D0~1ELI FEZ H 5:AH OI~H 30H F:H ~IH l:ZH .SZ8H IEH F~H E5H 2~H !i9H B Al ~OIOi~EEiH 2AH 85H BE 3H 23H 1 23H 31H SBH BEH 7~ DLH ~3~.~''11 3~20H-72H 23H 2211.~5H BEH COH ~SOH ~EH DlH 73H 30tl FJil F~H ;~ltlH D3H
3Q~QY~ZH CD~ 27H IFH 2A~ ~5H BEH 2~H Z2~ ~37H,aEH 21H I~H ~FH Z~ H
3040H~BEN CDH OH OEH CaH D8H 2~ff ~5H 9EH S~H 23~ 5~H H EBH ~2~ 59H
3~50H~eE~ EaH 7E~ 32H .53H BEH 23H 5~H 2iW 5~H 2BH 22H a5H BEH E3~. H
30ao~-7FH BEH rDH ~5H 31H DAH MH IEH C3H 4JH 30H FEH 31H ~2H 98H IEH
3D7.0H-C3H 31H 30H ~IH C3H 31~ 30H.~EH F~ CDH 77H.I~H 21H BFH 12H ZZY
3D82H~e5H BEH 2~H 5}H BZH æH ah B~ 2;H OH 30H Z2H 55H BEH 21H OQH
- 3090H~OOH 3gH Z2H 53H BEH CDH 5DH I~H DAH OH 30H LDH PEH 3IH D~H ASH
3~J.OI~IE3H.2~ 2~H 2211 ~5H EIEH Cl:~H C9H 19H 2~1 7FH OH Oil OOH C:~4 ~i5!1 30aOH~JDH Dell ~FH OH a3H l.~H OH Fill JlH E6H 3FH FEH 2Ali AH Roll 30~
~OH~I~i l)H O 9~S IE~I F~l 31H So .Fs:~ 2~1 C2H 9 H 1!1 I;~H ~0)1 3CIDOH~O~ IL9H AH ~5H ~3EH 5~ 2311 7EH ~7H ~IH EdH 03H 57~1 7~1 ~FH IFH
3~0EOrJ~ H OFH 3211 S~H 9EH. EaH 22H 59H 8EH E3H 2~ l 23~ H ?~H 2~H
30rD~5H BEi', E5H Z2H 7FH ~EH CDII C9H 1911 09~ OOH 21H 59H Be lo 45H
~J XI~IDH Oe}t BE DH 8:1H J~H OEH 07H 3~H 5~h 3EH ~rH 2~SH OOH C::H 4CH
3110H~I~Hi CDH FDH 1AH C3H ~bH l 2-H r~H CDH n H I~H 21H ICW H 22~
3129~fi5H BEH 2JH HUH oCiH 39H 22H 53H FiEH CDH SDH l~Hi DAH OH 31~LF~H
313QWJ~1H C2H ~8H JEH CDH YEH 31H D~H l it EeH COW 27H JFH EIH 41H
3140H~64H 23H 23H 23~ 23H I~H ~2H 32H OH 70H ODH C9H F~H 23H ~ZY 99H
3150~JEH ~DH 2~H IfH Fr~H 31H C2H 9aH f OE'ri COH 21~ BFH 12H IIH ~2H
ll~a~i~a2H OH 53H OEH C9H 2~ 7F~ BEH E9~ C~iH 9EH llH 02H ~3H 31H ~5H

3170H~i EIH 31H CZH 9AH 3tll F iH E~H ~5H 4DH ~1 03Pi Q3Hl:13H o~n O:::H
3 IYC~70H ~H I H 3~H SBH 9Fsl i.711 1 .7H E~ll 3CH '3H 2~ 59H BEH 3H
3i90~71H ?~it 7~7H D H 2iH .73H 2'iH 72,~ 3~i CQlt ~IH DIH 37H c9H 2~H 59H
lJ~CH~B~ ~H 5~ 'i--~i ~FH ~CH 2JH BFI A2H 5e:-1 23H .7-cH B~H C~i CDH 31H
3iao~H ~i 57H l~i C~H 5~H u~l`l c'_iH G~! C4H _iJil DZH COH.31~ 2~W ~1 llC[1~23H C3H ~9H 31H 7E~1 .IFH IF~ E~H OFH 39~ Dlll Bi--H 31H C2H ~i 3UI
3111~E~i 2;H 5_ H 2~ 5bH -3H Z~ 7FrBBE~1 111 2~1 DJ H ~H 2~i Dl H 37~1 31~0.~H 2JH 5LH B21-i OE~ ri B~ ~:O;i ~DH C~I i~3H C3Y ~7H IJH 21H
lIFO.~ J4H B2!1 7EH i--ri Fr~ C2H Q,H 3Z~Y 2hY l!LLY aE~I CDH b~H DA~ D7~Y
3200H~32~1 C~i.CIIl Dl::~l ~H 37Y C9H 73H 23H 72H a7Y CgH D5H E~iH IIH 7~
321Dli-B2Hi ~DH ~H O~H 03H Cr1Y 70H OilY EIH DIH C3iI O~H 32H Ol~i 7rH CIIH
3220.~77H IAH 2.1H 22~1 3æH 22H ~H BE.-I 2JH 0~ O~i! 19H 22H ~H B~i C::H
323tlH~C~H 1 9H CDH Ja~i OgHD~' 5 i H 32H .FY I H .C2H 9EiH J c~i .C:)H l5~i 3ZH
3240H--D/.H A~H JE.H 1 21H AAHJH 4:)H ~H 23H 23~2 llt;~l 7~'i1 B2H l:DH 70H ODli 32~0H--C9H Fr-H Z3H U Y 98H .I~ Dil 2~H I Frl ~i 3 I H CZH 5'~H I EH D~Y rrrl ~2~50H~2IH ~i B2~i IJH nH B2H ~DH ~31-i OEH .C9H E!~I 21H ~511 BZ!1.7EH 1:3~
32JOH~rr-Y C~H BE~H 3al 5~1 23H 56H 2EIH BH l:DH 5~H O~H E3H C.~H Bal1 2H
32!30H~D2H aE3H 32H 2~1t. 23H r3H ~SEH -~?H D-Y 371~ t:9H DIH 37H ~H C911 OcH
32901~7FH CDH nH iJU-i CDH C9H .IgH 2IH b6H B2H 7E~ FH.FFH CAH MH lE~
32Wi1~:5FH 23H 561123H 2Z.~1 71~i EIE~. 9H CDH F H OBH CDH F~ H E~H 3~Fi 32BO~PFEH 31H C811 CDH C9H IgH Wl 71H 8EH 7EH F~ Frl C3H OH.3Z~I
32C71-OcH 7FHC!)H 77H IlH 21H CSH 3ZH 22~ 5!;H aEH 21H ~OH OOH 39H Z2.H
32D0~5~H 5EH~H C9H Ig~ DH l~H 1~3H ~H9BH I~H F3:1 3IH C2H 9aH 1~
32EOH~ 1 ~I B!~}l l:~l Ei:H 31H ~i gBI~ i 2JH ~I)H 3 H 7E~L F~l FH
i2FD1~ 5Ftl 2~H 54H E5H 21H 82H ElZtl CD~ 5~;H ODH ~H C~8H 33H D2H 27H
130~33H 3Atl6C~i B~1 B7H C2H Z7H 33H CDH 2DH 1311 ELtl 23H 7EH Frl rrH
3310H¢,~ 3H 2ZH ADH Bl~l lFH 321~ ~C!1 !lEII C9t! 2JH 40H B2H Z2H ~5DH
32Ql~aEH 3Erl OIH 32H ~I BEY. C9H EIH ~Frl 32H EIE~1 ~9H DE}I FrH 21Y
;1330H-~20H BEIH IJ~I 41H BrY C DH 53H OEH aerl OOH 21H ~EH 9~5H IIH 5.7H a~t 33-~OH~)1 53H.De~ CgH 31H ~IH B2H. E~7H ~H ~:11 33H 21~H ~2H Q~!H C~H ~lH
3350H~12Y D~1 5CH 33H ~rH 32H ~CY aEH Z2H ~CH.3E;1 C9H 21H I~H BZH Z211 33~50H'~H BEH.3EH ~IH .12H ~I BEH ~:9H 2AH 591~ BEil 29H II~ 5EH B~H.lgH
3 70H~E9H 2JW 7DH 8EH.9trl 7EH B3H 77H Z3H 7e;1 B2H 71f~ l:DH SaH 3~,H D~1Y
3380H~ 7H. 3H 3AH g3H BEH B~l F2H BBtt 3;H F~sH D~H ~H B6H ODH E~H F~l 33$~0~4~5 7EH E~SH DFH BOH 7.7H ~9H IJH ~LOH BEii E3H U~H 5~H CDH ~lOH 2~1 :1310ff~7FH BEY E~1.73~1 23H 72H C3H 82H 3H ~lEH F;~ CDH nH I~H 21H 21~1 33a~o8H ?EH 2~3H FEH FFH CA!I ~H IEH E~H C;lH .C~,tl 19H OëH 7FH CDH
0~IAH ElH 5EH 23H 7EH F-H FFH C3H EbH ~rl 5i`H E~ll E3H. ~E~I SIOH l:~LH
13~20~45H IDH OEH 05H 2I~1 69~ H LDli D3H 191H EIH 7~ 0H ~FH E~H
:!3E~OFH 2~H 'SH FEH OlH D2H F~l 13H 6FH 2~H OOH OEH ~H ~:DH q!;H. IDH
33FaH~H Fl:IH J~3 F_H 3LH EIH C9H C~H 3BH 3~H C~l ~3H 3~H CDH -7H I~H
3~ OOH~C3H FOH 3311 C~H ~DH I,~H r3H fOH 33H OEH fDH CDH 77H J, H C;lH ZEH
~I~OI~JFH FEH 3JH C2H 9~H IEH l:DH 2711 JFH C3tt 2D11 3~H CDH 13H IFH 2JH
342~H ~2H 22H 85H ~H 21H 6~1 ~6H 22H a7H IIEH CDH 3EH 12~ H ~H
3~30H~H 19H C~ 31H I~H EJH OEH ~H ~Y. 45H IDH CDHFOH IAH 3/~l AJ~H
3~0~BEH B7H CBH CDH C4H 19H 2AH ~5H aEH I~H F~ QEIH 3AH .~dH oEH OEH
34501~0011 ~H !~i JAH CDH FOH JAH C9H 2~H 7Frl BEH E5H 2IH 20H aBH 5~
~50~23H 7EH FEH FH CJLH .7t~H 3~1H E611 DF~ SUI ~H ~H 56H ODH C,~H 7AH
3~.7DH~lt ~H 21H C3H ~ril ~H 23H ~L7H DlH CQH _IH 7~.CDH AFri Cl:IH ~1 31801~0FH 32H ~9H EIEH C9H DEH DF~I CDH nH J~ C-`H CgH 19H lAH 5EiH B~Y
3~7H C~H A~H IEH OEH OOH IX~II 5EH 1~1 2~ 59H BAH CDH F:5H QB}I U~H
3~hOH~D11 1~1 C9H EEIH E5H OEH OOH l:DH 1l~l ILLH 'lH l:D~I FOH IAH. F~ 3LH
3~E10~37H C9~1 E~l ~H 3~H J2H DlH ~ICH 3~,H C3H ~3H 3~H 37H C9H OEH ~:Y
34CD~CDH 8~H IJ~ C:aH C91t l9H 9t~ ~EH JFrl DS~ 35H ?5H ~3H 3~;1 49H
3-DOH~3 H IFil FH DAH ~9H 35H 2J H 59H 38H OEi~ IH CllH D3H 19H CDH F~H
3~sEol~l-AH F~l 111! ~H 2iH OOH OQH 22H 59H 21~ EJlH 34H 22H ~!;H E~l 3~F0~21H O~H ODH 39H 22H!5 H BEH CDH C 1! 19H ~H 3~H 1~ DAH 6EIH ~H
35COH--FEH 31H C8H 22H 59H 3EH CD!I C9H 19H 2~H 59H BEii OEH OOH C~H 4CH
351D~ IDH 2 IH Q111 ODH ZZ'! ISIH 3FH 21H 59H aE:~.79H I IH ~H B21t 19H.~Y
3520~o21!1 5~5H ~13H 2211 ~3H B!~11 DH DEi~l C~H fl3H IAH ~H 31H IAH OH
~Z30H-2AH D{~H C3H E~,H 34H 21H 77H 3~11 CEY ODH C~H D3H ISH XH FOI~ llH
35~-0~F-il 3JH 37H C~LH. CIH C~ll 19H ~t C911 2J H DEH 1 3EH 3Frl 32~1 ~9H
355tl~BEH. CDH QgH 12H D~ H 3~H D511 21H J~5 33H O H O~ )H D3H 19H
3$60~D~H C:)H ~l3H ~4H D8H CDH C9H ~9H C3H E~;H 3~H F21 31H C9i1 F~Y 2J~}
3570He-C2,Y 9l3H IEH ZILH 55H 3E-1 23H I IH .F~IH ~lH 1::151 54H ODH SIAH ~DH IcY
~5~0~C3,'1 5H I DII 5~H 3~H C:~H C9H 1911 ?IH ~8H ~-H CY~5 ~H D~
~90~1!i~11 CDH FOH IAH ~H 5~H 3dH 2IH 97H 3511 22H 55H ~E}I 2JJI C~H OQH
35Ao~39H 2ZH 5~1 ~Eii CaY.~`~I 19H ~H 5-H ~t5H 34H I~H ~H 98H l~i i .. .
3S~D~F=-H ;WI ~2H 98H 1~1 2.2H 59H EiEH E~iH OH CgH J911 OH 3~ llH EIH
35D~H~OEH 0~ O IDH DSH 32H 4f~1 BE H ~3H i2H D5H BEH 21H~5DO~JH HI ~bH ~19H 231! 3~H OOH CD11 AH 0.7H D,~Ui ~7H 3~H l 23H 56H15EOH~nD5H ~I-H Bull 3 H 2~H S9H 9E.H 2YH ~9il 5E!1 23H 5~H Eltl ?ff ~3H 3:t ~5rOl~C:~H 5~H O~lH ZJH 3~H 38H C 2H FC!1 :15H ZJH 59H 38H OEH 04ff Cl:3!1 D3H
~oOOl~J9H Ct:)H 31H it OH F~)H JAH ElsH 3i:H t:~H 5~H 3bH F_H Idll OH 9tH
3~5J0~35H F~l J~l ClH 29H 315H l 2A~t.QH 5~1 If 2,U1 59H B~l 23H 11~
3~20~flH Glll O 5~ill QDH DAH 9~ 35H C:!H 3_H ~5H CD~l C4H l9!1 ;~H 531-1 3~53C~3Er! QE~l CQH ~1~1 45H IDH 2JII Oil ODH 22H ~JH 3~;-1 DF~H ~)H 8~H
l~OI+'.JAH CD~I 7.3H 2~ UH DJH 35~ OH n~H BEi1 3DH C211 C H 15H 71H 1 3~550~3el~ C3HFCll ~S~ FSltDE~ I~H ECsH~2~ r~H ~IH 19i1 FJH l:gH
3~50~ JH J~H 21H ~5H 5H a 2JII OOH OnH ~911 Z2H SlH 8EJ
3~7Q~H~.~t IS 25~ICY D~U1 9BH if F~ 31H C211 9~1H IEH 7~1 læH
3480~DHBEH OH 3S~ 21H CDH 27H IFfl 05H 32H OH 9E;1 l~H 5DH 9_-1 3~90H~32il AJHeE~ .CDH 3DH 17~ OE;l 3E~ JJH lJ.H 2JH 9L:H 36H 22H
3~AO~i~H.8EH-21H D3~ OOH 3~H 22H 53H Eel OH C9H IQil CDH gt:H ICH Dull 3~80H~5~aH IEl..Fr~ 2AH l:2H 913H lEH 22~1 BE~I ié;l OJH OH f Berl Eel 3~C2~CDH 93~ 2~H DAH JWl If 21H C4H 34H Z21t OH .3~ ;2IH WH QOH 2~1 3~5D~22~1 5~t BEH QH LS~H 19H OEH 0~11 ;~ JFH EIE~ OH 4SH l QEH Q5}1 3~Le~21H 4~H 3~ Cal ~L3H 19H D~H ~JIH OEH D7H ~)H ID~I J~IH F~iH JE!~
.3~FO~F1 G~H 1~1 3~H FlN DZH 9E~ H CDH DlN ODH JD~I F~.20H D2.H
3700~AOH Levi 321~1 93H 8~H C~11 2~H. lFH .3E~1 D5H 3211 ah ~E~5 3EH OlH 32H
3.7JOlt~FH B'11 CDH 9AH 15H çs!H Fit F~ 2aH OH 2ZH 3111/ it 29H C2H 9a!1 ~720~ Ll AFH 3;Yt.~5H BEll :3H F9H 27H D2H 99H leE}I 31H ASH aE}~ !~SH.Ol~l 3.730H~F~5H BOH UH tJ2H 37H 2IH 35H 37H 22H 55H JB~H 21H COH OOH 39H 22H
3~40H~i3H ae~l.CDH CS;1H 19~1 OH 34H J~l F~H 21H l 9~3H JEH 22~ 59H B~1 3750H-21H 50H 37H 22H 55H ~H.21~ OOH OIIH 39H 22H 53H BEH CDH C9H I~H
3:7bO~2~l 59H BElt CEH O~IH CDH ~L5H JOH L1eH LIFH ~CDH 831~ I~H I~EH OH 0~5tl 3nOH~02H 21H 11H WH 2;!H 8H ~EH l:DH n9H ICH DAH ,98H leH OH 28H CUI
3;~0H-~lAH 37H FEH 29H OH fDH 37H C3H Q~!H 19t 3EH FFH 32H ASH B~l 7DH
3790~7H ClH OH If H 3a1 71H it Cl)H .F9H 2.7H D2H 98H IEH OH 27.H IFrl 37,~0~3~H 71H BEH 3ZH F2H BEH Dot FOH 3~H ~5H BEH 8:1H l:~H FJ,H 37H 79H
37BO1~7H FIH 8eH 3~H nsH 32H ~8H 3eH CrlH 22H D:IH CDH PIEH ~5H 21H 0~1 3~COH-OOH a7H 3~H 71H J3EH 5FH IDH H D011 37H CDH OH aEH C3il OH 37H
37DOH~E~ H 59H 3EH ~!9H 1 IH OH 82H 1.9H :3AH l Be~.5FH CIH Jo 3~'EDH~51H 79H 13H SFH ~9H 2FH i~H E3H 7711 23H 7 H 2FH ASH 77tg ~911 37FO~f Cult l 37H Dew E1H C9H l i:~H FAH 3AH F~S 7~11 ~111 EEL
~00~ 88H IAH 19H 61H C9H F~H 8FH 7BH ~i3H E8H JO 7C~1.~5111 8~3H JQ~
38101~7rH FFil ClH ~51H.B~1 ~H78H~FBtl aFH ~IAH 61H EEIH 88ti 9F}1 7CH ~iIH
382~3aH lrH 29H i5!H ~JH J8H 88H l:lllt ~58H ~i1 OH ash J8!1 8E~ 8H ,saH
3830H~F~H 3AH 3AH 61H En ~C~I 19~ ~JH 38H 8aH IAH OH J8!1 813H OH lSaUI
~1H BlH 3AH ~3H 7~H 8~H C8H 68H 6111 78H ~SIH FEH.I~I 88!t 19~i ~50H~53H 6U1 8aH ECH AH F~3H BFH .8~H 61H O9il 3AH 3~H ill old E8H Al 0~9F~ 7~ ICH En IH E8H 8~1 9FH 7C~t .7E1H ~IH 9FH ~1~H.S~H
~370H~99H 29H 2EIH ~FH DE3H ~9H 6~H 7CH 9EH ~1CH 68H ~SIH 78H iS8H 29H 7qH
3~30H'~5111 IAH ~8H E3H 9FH 8CH ~8H ~SIH _8N En 8EIH, OH ~IH B~IH liH FaH
189aH-C8H FAH Eel awl 7~H ~51H OOH OOH OOH CDH C4H 19H 21H ~DH 18~
;3AOH-CIH IEH OoH OOJl FFH F~H FFH FFH FrH F~H F~H ~FH F~H F~H FH F~H
3a30H~FFH FrH FFH FFH F~H FrH F~H FrH Fri FF~ F-H F~H FH FH F~ FH
3~C5~oOOH COY WH OH 00~ OOH OOH OOH OOH OOH OOH OOH OOH QOH QOH OOH
18DOHDoC~ OOH OOH OOH OOH OOH OOH DOH OOH DOH OOH OOH OH OH OOH OQH
.~eEOH~OOH 00~ OOH 00~ OOH OOH OOH OOH OH OOH OOH OOH OOH ah OOH OQH
3~r~t~00H OOH OOH GOH OOK ooH OOH OOH OQH COH OCH OOH OOH COH OOH.OaH
390C~-C~H DIH OH JJH OeH OH BIH OH 15H 39~ DBH O E~H DIH C2H OH
3~IOH~39H O r3H S9H QgH OH C3H ~7CH 09H æH 9FH BEH 2AH 59H ~E~L H
3r20H~C4H 17H F~H r~FH FFH D5H CDH 44H 2~H H CgH olH C3H XH CDH C9H
393DH-05M.O~SH 5~ C3~ F~qH.D~H F~H f~FH.FFH FFH FrH FF~ F~H FH F~H r~H
3~C~ - OOH DOH DO D~H DOH DOH DOH DOH OH DOH OOH 0 H OOH OOH OH OOH
1950~00M OOH OOH OOH OCH OoH OOH OOH 00~ QOH OOM OOH OOH COH ODH OQH
39~5C~ OOH 00~1 0011 DOH OOH OOH ah OOH COH DOH 00)1 OOH OOi~ OOH arm OOH
~970~ OtlH OH OH Dt~ DOH 001~1 0011 C1011 WH DOH OOH ODH OOH CQM tX1~1 39 80 through 3F~ is presently unused and is reserved f or pO55 ible futur e usa .

Claims (13)

The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows:

1. In a programmable system for controlling plural distributed electrical loads including plural control circuits, each connected to control a respectively corresponding one of said plural distributed electrical loads; plural remotely located data transceiver circuits connected to control a predetermined subset of said control circuits in response to received data signals; and a programmable central controller connected to provide said data signals via a dedicated common data line to each of said transceiver circuits; the improvement comprising:
a fusible link connecting each of said transceiver circuits to said dedicated common data line whereby the fusible link will open and disconnect its corresponding circuit from the data line if more than a predetermined current passes therethrough, and said central controller including means to periodically examine said dedicated data line for a low impedance condition which exists longer than a predetermined time period indicating an abnormal low impedance condition not normally encountered in data transmissions and, in response thereto, to cause a current greater than said predetermined current to pass over said data line thus automatically disconnecting any transceiver circuit which has caused such abnormally extended low impedance condition to exist.

2. A programmable system as in claim 1 wherein said central controller controls said control circuits in accordance with at least one preprogrammed time-dependent sequence.

3. A programmable system as in claim 1 wherein each of said data transceiver circuits includes a data transmitter for communications back to said central controller.

4. A programmable system as in claim 3 wherein each of said transceiver circuits is connected to said central controller via a common bi-directional data line.

5. In a system according to claim 4, said central controller being further adapted to identify a transceiver circuit severed from said common data line.

6. In a system according to claim 5, said central controller being further adapted to annunicate the identity of a transceiver circuit severed from said common data line.

7. In a system for controlling plural distributed electrical loads via plural remotely located asynchronous data communication points which asynchronously communicate with a central data processor over a common data communication circuit by imposing binary coded time sequences of high and low impedance conditions onto said common data circuit only after detecting its availability for such communication by detecting the presence of a high impedance condition which persists beyond a predetermined time period, the improvement comprising:
a fusible link connecting each of said asynchronous data communication points to said common data communication circuit, each said fusible link being adapted to automatically disconnects its corresponding asynchronous data communication point from the common data communication circuit if, during an abnormally extended low impedance condition of the associated data communication point, it is presented with an electrical input via said common data communication circuit which is greater than a predetermined magnitude, and fault monitoring and correcting means connected to said common data communication circuit for measuring the time duration of a low impedance condition imposed thereon, for detecting an abnormally extended low impedance condition thereon and for applying an electrical input thereto greater than said predetermined magnitude in response to any such detection thereby automatically disconnecting any faulty asynchronous data communication point from the dedicated circuit and freeing it for use by other data communication points in the system.

8. In a programmable system for controlling plural distributed electrical loads including plural control circuits, each connected to control a respectively corresponding one of said plural distributed electrical loads; plural remotely located data transceiver circuits connected to control a predetermined sub-set of said control circuits in response to received data signals; and a programmable central controller connected to provide said data signals via a common data line to each of said transceiver circuits; a method for clearing error conditions using only the common data line itself, said method comprising the steps of:
coupling each of said transceiver circuits to said common data line via a fusible link whereby the fusible link will open and disconnect its corresponding circuit from the common data line if more than a predetermined current passes therethrough, periodically examining said common data line by said central controller for a low impedance condition which exists longer than a predetermined time period indicating an abnormal low impedance condition not normally encountered in data transmissions, and in response thereto, causing a current greater than said predetermined current to pass over said common data line thus automatically disconnecting any transceiver circuit which has caused such low impedance condition to exist.

9. In a programmable system for controlling plural distributed electrical loads including plural control circuits, each connected to control a respectively corresponding one of said plural distributed electrical loads; plural remotely located data transceiver circuits connected to control a predetermined sub-set of said control circuits in response to received data signals; and a programmable central controller connected to provide said data signals via a common data line to each of said transceiver circuits, said central controller controlling said control circuits in accordance with at least one preprogrammed time-dependent sequence; a method for clearing error conditions comprising the steps of:
coupling each of said transceiver circuits to said common data line via fusible link whereby the fusible link will open and disconnect its corresponding circuit from the data line if more than a predetermined current passes therethrough, periodically examining said common data line by said central controller for a low impedance condition which exists longer than a predetermined time period indicating an abnormal low impedance condition not normally encountered in data transmissions, and in response thereto, causing a current greater than said predetermined current to pass over said common data line thus automatically disconnecting any transceiver circuit which has caused such low impedance condition to exist.

10. In a programmable system for controlling plural distributed electrical loads including plural control circuits, each connected to control a respectively corresponding one of said plural distributed electrical loads; plural remotely located data transceiver circuits connected to control a predetermined sub-set of said control circuits in response to received data signals; and a programmable central controller connected to provide said data signals via a common data line to each of said transceiver circuits, said central controller controlling said control circuits in accordance with at least one preprogrammed time-dependent sequence; a method for clearing error conditions comprising the steps of:
coupling each of said transceiver circuits to said common data line via a fusible line whereby the fusible link will open and disconnect its corresponding circuit from the data line if more than a predetermined current passes there-through, periodically exmining said common data line by said central controller for a low impedance condition which exists longer than a predetermined time period indicating an abnormal low impedance condition not normally encountered in data transmissions, and in response thereto, causing a current greater than said predetermined current to pass over said common data line thus opening said fusible link and automatically disconnecting any transceiver circuit which has caused such low impedance condition to exist.

11. In a programmable system for controlling plural distributed electrical loads including plural control circuits, each connected to control a respectively corresponding one of said plural distributed electrical loads; plural remotely located data transceiver circuits connected to control a predetermined sub-set of said control circuits in response to received data signals, said data transceiver circuits each including a data transmitter for communication back to a central controller; and a programmable central controller connected to provide sadi data signals via a common data line to each of said transceiver circuits; a method for clearing error conditions comprising the steps of:
coupling each of said transmitter circuits to said common data line via a fusible link whereby the fusible link will open and disconnect is corresponding circuit from the data line if more than a predetermined current passes therethrouh, in response thereto, causing a current greater than said predetermined current to pass over said common data line thus automatically disconnecting any transmitter circuit which has caused such low impedance condition to exist.

12. In a programmable system for controlling plural distributed electrical loads including plural control circuits, each connected to control a respectively corresponding one of said plural distributed electrical loads; plural remotely located data transceiver circuits connected to control a predetermined sub-set of said control circuits in response to received data signals, said data transceiver circuits each including a data transmitter for communication back to a central controller; and a programmable central controller connected to provide said data signals via a common bi-directional data line to each of said receiving and decoding circuits;
a method for clearing error conditions comprising the steps of:
coupling each of said transmitter circuits to said common ata line via a fusible link whereby the fusible link will open and disconnect its corresponding transmitter circuit from the data line if more than a predetermined current passes therethrough, periodically examining said dedicated data line by said central controller for a low impedance condition which exists longer than a predetermined time period indicating an abnormal low impedance condition not normally encountered in data transmissions, and in response thereto, causing a current greater than said predetermined current to pass over said dedicated data line thus automatically disconnecting any transmitter circuit which has caused such low impedance condition to exist.

13. A method according to claim 11 further including the step of identifying the transmitter circuit severed from the common data line.