CA1148895A - Reactive sputter etching of silicon - Google Patents

Reactive sputter etching of silicon

Info

Publication number
CA1148895A
CA1148895A CA000369719A CA369719A CA1148895A CA 1148895 A CA1148895 A CA 1148895A CA 000369719 A CA000369719 A CA 000369719A CA 369719 A CA369719 A CA 369719A CA 1148895 A CA1148895 A CA 1148895A
Authority
CA
Canada
Prior art keywords
silicon
chlorine
etching
etched
approximately
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000369719A
Other languages
French (fr)
Inventor
Dan Maydan
David N. Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Application granted granted Critical
Publication of CA1148895A publication Critical patent/CA1148895A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H01L21/32137Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
    • CCHEMISTRY; METALLURGY
    • C04CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04BLIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B41/00After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone
    • C04B41/53After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone involving the removal of at least part of the materials of the treated article, e.g. etching, drying of hardened concrete
    • C04B41/5338Etching
    • C04B41/5346Dry etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Plasma & Fusion (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Structural Engineering (AREA)
  • Organic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

Maydan, D.-17-3 REACTIVE SPUTTER ETCHING OF SILICON

Abstract In a chlorine plasma, reactive sputter etching of monocrystalline silicon, undoped polycrystalline silicon or doped polycrystalline silicon is achieved. The silicon member is maintained in contact with the cathode electrode of the apparatus. The etching processes are substantially free of any loading effects and are characterized by high resolution, excellent uniformity and high selectivity with respect to, for example, silicon dioxide. For silicon and undoped polysilicon, the edge profile of the etched material is anisotropic. For doped polysilicon, the edge profile can be controlled to occur anywhere in the range from completely isotropic to completely anisotropic.

Description

~lay~l~n, D.-17-3 REACTIVE SPUTTER ETCE~IN(~ O~ SILICON

Background of the Invention This invention relates to the fabrication of microminiature devices such as integrated circuits and, more particularly, to the delineation of fine-line patterns in such devices by dry etching processes.
Considerable interest exists in employing dry processing techniques for patterning workpieces such as semiconductor wafers. The interest in such techniques stems from their generally better resolution and improved dimensional and shape control capabilities relative to standard wet etching. Thus, dry etching is being utilized increasingly for pattern delineation in the processing of, for example, semiconductor wafers to form large-scale-integrated (LSI) devices.
Various dry etching processes that involve theuse of gaseous plasmas are known, as described, for example, in ~Plasma-Assisted Etching for Pattern Transfer~
by C. J. Mogab and W. R. Harshbarger, J. Vac. Sci. & Tech., 16 (2), March/April 1979, p. 408. As indicated therein, particular emphasis in recent work has been directed at developing processes that utilize reactive gas plasmas in a mode wherein chemical reactions are enhanced by charged particle bombardment. One advantageous such process, designated reactive sputter (or ion) etching, is described in the aforecited Mogab-Harshbarger article and in Proc.
6th Int'l Vacuum Congr. 1974, Japan. J. Appl. Phys., supplo
2, pt. 1, pp. 435-438, 1974.
Considerable effort has been directed recently at trying to devise reliable reactive sputter etching processes for fine-line pattern delineation in silicon surfaces. Of particular practical interest has been the work directed at etching polysilicon. Polysilicon films, both doped and undoped, constitute constituent layers of commercially significant LSI devices such as 64K dynamic random-access-_emories (RAMs) of the _etal-oxide-semiconductor (MOS) type. Accordingly, it was recognized that improved methods of patterning silicon by reactive sputter etching, if available, could contribute significantly to decreasing the cost and improving the performance of such devices and other structures that include silicon substrates or layers.
Summar~ of the Inventio_ Hence, an object of the present invention is an improved dry etching process. More specifically, an object of this invention is an improved reactive sputter etching process for silicon.
According to the invention there is provided a method for fabricating a microminiature device in accord-ance with a process sequence that includes at least one step in which a silicon member is to be anisotropically etched in a reactive sputter etching apparatus that comprises a plasma established between an anode electrode and a cathode electrode which holds the device to be etched, the plasma resulting from imposition of an electric field across a gaseous environment introduced between said electrodes, characterized in that the gaseous environment comprises chlorine as the active reactant species, wherein chlorine on the surface of said member is activated by ~5 incident ions from said plasma to combine with silicon to form volatile products that are removed from said apparatus, the portion of the member to be etched is made of doped polycrystalline silicon a patterned masking laser is included on the surface to be etched, and, during
3~ etching, said member is maintained in electrical contact with one of said electrodes.
In a specific illustrative embodiment reactive sputter etching of monocrystalline silicon and doped or undoped polycrystalline silicon is achieved in a chlorine plasma under relatively low power and low pressure - 2a -conditions. For monocrystalline silicon and undoped poly-crystalline silicon, the edge profile of the etched layer is anisotropic. For doped polycrystalline silicon, the edge profile can be controlled to occur anywhere in the range from completely isotropic to completely anisotropic.
Brief Description of the Drawin~
FIG. 1 is a schematic depiction of a specific illustrative parallel-plate reactor of the ty?e in which the processes of the present invention can be carried out;
FIG. 2 is a cross~sectional representation of a masked monocrystalline silicon member that is capable of being etched in accordance with this invention; and FIG. 3 is a cross-sectional representation of a masked polycrystalline silicon layer to be etched in accordance with the present invention.
Detailed Description In accordance with the principles of the present invention, reactive sputter etching is carried out in, for example, a parallel-plate reactor of the type depicted in ~ . ~
' :

~i~yd~n D -17-3 _ 3 _ FIG. 1 or in other reactors as are known in the art.
The particular illustrative parallel-plate reactor shown in FIG. 1 comprises an etching chamber 10 defined by a cylindrical noncond~ctive member 12 and two conductive end plates 14 and 16. Illustratively, the member 12 is made of glass and the plates 14 and 16 are each made of aluminum. In addition, the depicted reactor includes a conductive workpiece holder 18 also made, for ~ample, of aluminum. In one illustrative case, the bottom of the holder 18 constitutes a 10-inch (25.4 cm.) circular surface designed to have seven 3-inch (7.6 cm.) wafers placed thereon.
Wafers 20, whose bottom (i.e., front) surfaces are to be etched, are indicated in FIG. 1 as being mounted on the bottom surface of a plate 22. l'he plate 22 is designed to be secured to the holder 18 by any suitable standard instrumentality (not shown) such as clamps or screws. In accordance with one feature of the present invention, the plate 22 is made of a conductive material such as aluminum and the top or back surfaces of the wafers 20 are maintained in electrical contact therewith.
The wafers 20 of FIG. 1 are maintained in place on the plate 22 by a cover plate 24 having apertures therethrough. The apertures are positioned in aligned registry with the wafers 20 and are each slightly smaller in diameter than the respectively aligned wafers. In that way, a major portion of the front surface of each wafer is ~posed for etching. By any standard means, the cover plate 24 is secured to the plate 22.
Advantageously, the cover plate 24 included in the etching apparatus of FIG. 1 is made of a low-sputter-yield material that does not react chemically wi-th the etching gas to form a nonvolatile material. Suitable such materials include anodized aluminum and fused silica.
The workpiece holder 18 shown in FIG. 1 is capacitively coupled via a radio-frequency tuning network 26 to a radio-frequency generator 28 which, by way ~laydan, D.-17-3 .

of example, is designed to drive the holder 18 at a frequency of 13.56 megahertz. Further, the holder 18 is connected through a filter network, comprising an inductor 3~ and a capacitor 32, to a meter 34 that indicates the peak value of the radio-frequency voltage applied to the holder 18.
In FIG. 1, the end plate 14 is connected to a point of reference potential such as ground. The plate 14 is the anode of the depicted reactor. The workpiece holder 18 constitutes the driven cathode of the reactor.
In one specific illustrative reactor of the type shown in FIG~ 1, the anode-to-cathode separation was approximately 10 inches (25.4 cm.) and the diameter of the anode plate was approximately 17 inches (43.2 cm.).
The end plate 16 of the FIG. 1 arrangement is also connected to ground. Additionally, an open-ended cylindrical shield 36 surrounding the holder 18 is connected to the plate 16 and thus to ground. The portion of the holder 18 that extends through the plate 16 is electrically insulated therefrom by a nonconductive bushing 38.
In accordance with the principles of the present invention, a chlorine gas atmosphere is established in the chamber 10 of FIG. 1. Chlorine gas is controlled to flow into the indicated chamber from a standard supply 40.
Additionally, a prescribed low pressure condition is maintained in the chamber by means of a conventional pump system 42.
By introducing chlorine gas into the chamber 10 (~IG. 1) and establishing an electrical field between the anode 14 and the cathode 18, as specified in particular detail below, a reactive plasma is generated in the chamber 10. The plasma established therein is characterized by a uniform dark space in the immediate vicinity of the workpiece surfaces to be etched. Volatile products formed at the workpiece surfaces during the etching process are exhausted from the chamber by the ~laydan, D.-]7-3 3~

system 42.
FIG. 2 is a cross-sectional depiction of a portion of one of the wafers 20 to be etched in the chamber 10 of FIG. 1. In FIG. 2, a conventionally patterned masking layer 46 is shown formed on a substrate 48 made of monocrystalline silicon which, for example, is either p- or n-doped to exhibit a resistivity of approximately l-to-10 ohm-centimeters. In accordance with the principles of the present invention, the unmasked portions of the silicon substrate 48 are removed in a reactive sputter etching process to form vertically walled features therein exhibiting virtually no undercutting relative to the overlying masking layer 46. As indicated in FIG. 2 by dashed lines 47, such anisotropic etching of the substrate 48 forms therein a precisely defined channel.
The ability to anisotropically etch features in monocrystalline silicon is of practical importance in connection with the fabrication of microminiature electronic devices. 1hus, for example, the aforespecified channel formed in the substrate 48 of FIG. 2 represents, for example, one step in the process of fabricating a microminiature MOS capacitor. Other device structures that require the anisotropic etching of a substrate or layer of monocrystalline silicon during the fabrication thereof are known in the art.
Anisotropic etching of both doped and undoped polysilicon layers is of significant importance in the fabrication of LSI devices. Thus, for example, in making MOS RAMs it is typically necessary at different steps in the fabrication sequence to precisely pattern thin layers of doped and undoped polysilicon.
FIG. 3 represents in cross-section a portion of an MOS RAM device structure that includes a polysilicon layer to be etched. In FIG. 3, a thin (for example, 500-Angstrom-unit) layer 50 of silicon dioxide is shown on a monocrystalline silicon member 52. On top of the layer 50 is a layer 54 of polycrystalline silicon. Illustratively, ~laydan, D -17-3 the layer 54 is about 5Q00 Angstrom units thick. On top of the layer 54 to be etched is a conventionally patterned masking layer 56.
FIG. 3 is to be considered a generic depiction of different portions of the same memory device. In some portions of the device being fabricated, the layer 54 is made of doped polysilicon and is commonly referred to as the poly 1 level, as is well known in the art. In other portions of the same device, the layer 54 is made of undoped polysilicon. This undoped layer is commonly referred to as the poly 2 level.
In accordance with the principles of the present invention, anisotropic etching of layers of either doped or undoped polysilicon is achieved. Anisotropic etching of the layer 54 of FIG. 3 is represented therein by vertical dashed lines 58. But, in accordance with this invention, it is also feasible to achieve isotropic etching of doped polysilicon layers. A completely isotropic profile is represented by curved dashed lines 60 in FIG. 3. Moreover, in accordance with a feature of this invention, it is possible to selectively control the etching of a doped polysilicon layer to achieve an edge profile therein intermediate the completely anisotropic and completely isotropic cases illustrated in FIG. 3.
Herein, the term 'doped~' polysilicon is intended to refer to a polysilicon layer to which a p dopant such as phosphorous has been added. Illustratively, the dopant concentration in such a layer is controlled to establish a resistivity therein in the range 20-to-100 ohm-centimeters.
In accordance with the principles of this invention, various materials are suitable for forming the ratterned masking layers 46 and 56 shown in FIGS. 2 and 3.
These materials include organic or inorganic resists, silicon dioxide, magnesium oxide, aluminum oxide, titanium, tantalum, tungsten oxide, cobalt oxide, and the refractory silicides of titanium, tantalum and tungsten. ~asking layers made of these materials are patterened by utilizing ~laydan D -17-3 , standard lithographic and etching techniques.
In accordance with this invention, reactive sputter etching of monocrystalline silicon and doped or undoped polycrystalline silicon is carried out in a chlorine gas atmosphere. In a preferred embodiment, the atmosphere established in the etching chamber comprises essentially pure chlorine. Typically, as a practical matter, this means that chlorine gas having a purity of, for example, approximately 95-to-99.5 volume percent is the sole constituent purposely introduced into the chamber.
Under the particular process conditions specified herein, such a pure chlorine gas atmosphere provides a relatively high etching rate for silicon. Moreover, the selectivity therein between the silicon to be etched and other layers (such as the masking layer and other layers in the device structure made, for example, of silicon dioxide) is relatively high. In addition, the use of only chlorine gas as the medium introduced into the chamber is generally preferred because of the relative simplicity of handling and controlling a one-gas supply.
But, in accordance with the principles of the present invention, constituents other than chlorine may also be added to the reaction chamber to achieve controlled etching of silicon, provided that the herein-specified process conditions are maintained. In general, however, adding another constituent to chlorine decreases the differential etch rate between silicon and other materials such as silicon dioxide in the structure being processed.
Illustratively, the constituents that may be added ~o chlorine to carry out reactive sputter etching of silicon include argon or any other noble gas up to approximately 20-to-25 volume percent, or nitrogen up to approximately 20-to-25 volume percent, or helium up to approximately 50 volume percent.
In accordance with the principles of this invention, etching can be carried out in, for example, a parallel-plate reactor of the type shown in FIG~ 1 a - , . ' .

~laydan, D -17-3 multifaceted reactor of a known type. For anisotropic etching in such equipment, in accordance with a specific illustrative example, a chlorine partial pressure of about 5 microns is established in the etching chamber. For a parallel-plate reactor of the particular type described, a chlorine gas flow into the etching chamber of, for example, approximately 10 cubic centimeters per minute is advantageous. For a multiface~ed reactor a chlorine gas flow of, for example, approximately 30 cubic centimeters per minute is established.
In accordance with the invention, a power density of, for example, approximately 0.20 watts per square centimeter is established at the surfaces of the workpieces to be etched in a multifaceted reactor. For a parallel-plate reactor, the corresponding power density is, forexample, 0.25 watts per square centimeter.
For the particular conditions established in the aforespecified illustrative examples, monocrystalline silicon and undoped polycrystalline silicon were each anisotropically etched in the specified equipments at a rate of approximately 600 Angstrom units per minute. In either reactor, the corresponding anisotropic etch rate for doped polysilicon was about 1200 Angstrom units per minute.
To achieve anisotropic etching of a doped polysilicon layer as described herein, it is essential that the backside of the workpiece to be etched be maintained in good electrical contact with the driven cathode electrode during the etching process. Otherwise, isotropic etching of the doped polysilicon layer will result. For undoped polysilicon and monocrystalline silicon, however, anisotropic etching is achieved whether or not the backside of the workpiece electrically contacts the driven cathode electrode.
Anisotropic etching processes of the type specified above are characteriæed by a relatively high differential etch rate with respect to, for example, both silicon dioxide and standard resist materials such as ~laydan, D -17-3 *~
g ~PR-204 (commercially available from Philip A. ~unt Chemical Corp. Palisades Park, New Jersey). The aforespecified particular illustrative processes for monocrystalline silicon and undoped polysilicon etch silicon approximately 30 times faster than silicon dioxide and about three times faster than resist~ The aforespecified particular illustrative process for doped polysilicon etches the polysilicon layer about 50 times faster than silicon dioxide and about six times faster than resist.
The above-specified particular examples of anisotropic reactive sputter etching are illustrative only.
More generally, in accordance with the principles of the present invention, such etching can be carried out by selecting chlorine partial pressures, chlorine gas flows and power densities in the ranges 2~to-50 microns, 2-to-150 cubic centimeters per minute (with the exception that for etching in the herein-described multifaceted reactor, the gas flow must be at least 10 cubic centimeters per minute) and 0.03-to-2 watts per square centimeter, respectively.
As mentioned above, isotropic etching of doped polysilicon results if the backside of the workpiece to be etched is not maintained in electrical contact with the driven cathode electrode of the etching apparatus.
Alternatively, in accordance with a feature of the principles of the present invention, isotropic etching of doped polysilicon is achieved while the backside of the workpiece is maintained in electrical contact with the driven cathode electrode. This is accomplished by establishing particular conditions in the etching chamber, as specified below. And, significantly, by changing these conditions, the etching process can be controlled to vary between completely isotropic and completely anisotropic.
In accordance with a specific illustrative example, completely isotropic reactive sputter etching of doped polysilicon in a chlorine gas atmosphere is achieved ~laydan, D -17-3 in a parallel-plate reactor by establishing therein a chlorine partial pressure of, for example, approximately 20 microns, a gas flow of approximately 10 cubic centimeters per minute and a power density of 0.125 watts per square centimeter. The corresponding figures in a multifaceted reactor are 20, 30 and .10, respectively. By varying these parameters between the values specified in this paragraph and those specified earlier above for anisotropic etching of doped polysilicon, the edge profile of the etched layer can be controlled to occur anywhere in the range between completely isotropic and completely anisotropic. Thus, for example, if these parameters are established at approximately 15 microns, 10 cubic centimeters per minute and 0.20 watts per square centimeter, an etching condition for doped polysilicon almost exactly intermediate completely isotropic and completely anisotropic is achieved. In this condition, the amount of undercutting (maximum lateral etch) is approximately half the vertical thickness of the etched layer.
The above-specified particular examples of isotropic reactive sputter etching of doped polysilicon are illustrative only. More generally, in accordance with the principles of the present invention, such etching can be carried out by selecting chlorine partial pressures, chlorine gas flows and power densities in the ranges 2-to-50 microns, 2-to-150 cubic centimeters per minute and 0.06-to-2 watts per square centimeter, respectively. In selecting particular values from these ranges to achieve isotropic, rather than anisotropic, etching of doped polysilicon, it is characteristic of each set of selected values that for a given power density there is a corresponding minimum or threshold pressure above which isotropic etching occurs. As the power density is increased, the corresponding threshold pressure for isotropic etching increases linearly. Or, for a given pressure, there is a maximum power density below which ~la)~dan D -17-3 .flB~5 isotropic etching occurs.
In accordance with applicants' invention, the combination of a relatively low power density, a relatively low partial pressure of chlorine and an adequate flow of chlorine into the etching chamber are effective to provide a basis for an efficient etching reaction. It is hypothesized by applicants that in the herein-specified etching process ions incident on the workpiece to be etched activate chlorine species on the surface of the workpiece.
In turn, chlorine so activated reacts with the material (silicon) to be etched to form volatile products that are removed from the etching chamber by the pumping system connected thereto. In practice, the flow of chlorine into the chamber is advantageously maintained above a threshold value. In that way, an adequate supply of the active species (chlorine) is provided, whereby a specified etching rate is achieved and maintained during the etching process.
The reactive sputter etching processes described herein use relatively low pressures and low power densities. Because of the low power densities specified herein, the processes do not cause any appreciable thermally induced distortions such as workpiece warpage or dimensional changes in the equipment itself. Additionally, the availability and design of radio-frequency generators for energizing the etching equipment is facilitated by the relatively low power requirements therefor.
Further, the processes described herein have a relatively high uniformity of etch rate across each workpiece as well as from workpiece to workpiece. In practice, such variations in etch rate have been determined not to exceed about +2 percent.
Additionally, the processes of the present invention do not have any loading effects. (As is well known, loading is the dependence of etch time on the total surface area to be etched.) ~loreover, the edge profile, the etch rate and the selectivity of each of those processes have been determined to be virtually independent of the ~lay(lan~ D -17-3 specific pattern geometry, feature size and masking material involved in the etching operation.
~ inally, it is to be understood that the above-described procedures are only illustrative of the principles of the present invention~ In accordance with these principles, numerous modifications and al~ernatives may be devised by those skilled in the art without departing from the spirit and scope of the invention.
Hereinabove and hereinafter, in the claims, the term silicon is employed in a generic sense to encompass monocrystalline silicon, undoped polycrystalline silicon, and doped polycrystalline silicon.

Claims (7)

Maydan, D.-17-3 Claims
1. A method for fabricating a microminiature device in accordance with a process sequence that includes at least one step in which a silicon member is to be anisotropically etched in a reactive sputter etching apparatus that comprises a plasma established between an anode electrode and a cathode electrode which holds the device to be etched, the plasma resulting from imposition of an electric field across a gaseous environment introduced between said electrodes, CHARACTERIZED IN THAT
the gaseous environment comprises chlorine as the active reactant species, wherein chlorine on the surface of said member is activated by incident ions from said plasma to combine with silicon to form volatile products that are removed from said apparatus, the portion of the member to be etched is made of doped polycrystalline silicon a patterned masking laser is included on the surface to be etched, and, during etching, said member is maintained in electrical contact with one of said electrodes.
2. The method of claim 1 CHARACTERIZED IN THAT
said chlorine has a partial pressure of 2 to 50 microns and the power density at the surface being etched 0.03 to 2 watts per square centimeter.
3. The method of claim 2 CHARACTERIZED IN THAT
the silicon member is maintained in electrical contact with the cathode electrode.
4. A method as in claim 3 CHARACTERIZED IN THAT
chlorine gas is flowed into said apparatus at a rate of approximately 2-to-150 cubic centimeters per minute.
5. A method as in claim 3 CHARACTERIZED IN THAT
said apparatus comprises a parallel-plate reactor in which a chlorine partial pressure of approximately 5 microns is established, into which reactor chlorine gas is flowed at a rate of approximately 10 cubic centimeters per minute and in which reactor the power density at the surface of the member being etched is set at approximately 0.25 watts per square centimeter.
6. A method as in claim 3 further CHARACTERIZED IN THAT
the gas introduced into said chamber consists essentially of pure chlorine.
7. A method as in claim 1 FURTHER CHARACTERIZED IN THAT
the gaseous environment comprises at least 50 per cent by volume of chlorine.
CA000369719A 1980-02-06 1981-01-30 Reactive sputter etching of silicon Expired CA1148895A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11910380A 1980-02-06 1980-02-06
US119,103 1980-02-06

Publications (1)

Publication Number Publication Date
CA1148895A true CA1148895A (en) 1983-06-28

Family

ID=22382565

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000369719A Expired CA1148895A (en) 1980-02-06 1981-01-30 Reactive sputter etching of silicon

Country Status (6)

Country Link
JP (1) JPS56130928A (en)
CA (1) CA1148895A (en)
DE (1) DE3104024A1 (en)
FR (1) FR2478421A1 (en)
GB (1) GB2068286B (en)
NL (1) NL190592C (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3606959A1 (en) * 1986-03-04 1987-09-10 Leybold Heraeus Gmbh & Co Kg DEVICE FOR PLASMA TREATMENT OF SUBSTRATES IN A PLASMA DISCHARGE EXCITED BY HIGH FREQUENCY
JPH0831439B2 (en) * 1986-03-05 1996-03-27 株式会社東芝 Reactive ion etching method
DE3935189A1 (en) * 1989-10-23 1991-05-08 Leybold Ag Ionic etching substrates of silicon di:oxide coated - with poly-silicon or silicide layers-using etching gas of chlorine, silicon chloride and nitrogen
KR930008580B1 (en) * 1990-06-22 1993-09-09 현대전자산업 주식회사 Capacitor cell having a granulated layer and manufacturing method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4104086A (en) * 1977-08-15 1978-08-01 International Business Machines Corporation Method for forming isolated regions of silicon utilizing reactive ion etching
US4226665A (en) * 1978-07-31 1980-10-07 Bell Telephone Laboratories, Incorporated Device fabrication by plasma etching

Also Published As

Publication number Publication date
DE3104024A1 (en) 1981-12-17
JPS56130928A (en) 1981-10-14
GB2068286A (en) 1981-08-12
GB2068286B (en) 1984-07-11
FR2478421A1 (en) 1981-09-18
NL190592B (en) 1993-12-01
DE3104024C2 (en) 1988-08-18
NL190592C (en) 1994-05-02
NL8100560A (en) 1981-09-01
FR2478421B1 (en) 1983-12-23

Similar Documents

Publication Publication Date Title
US4310380A (en) Plasma etching of silicon
US4383885A (en) Reactive sputter etching of polysilicon utilizing a chlorine etch gas
US4397724A (en) Apparatus and method for plasma-assisted etching of wafers
US5256245A (en) Use of a clean up step to form more vertical profiles of polycrystalline silicon sidewalls during the manufacture of a semiconductor device
US5201993A (en) Anisotropic etch method
EP0167136B1 (en) Selective anisotropic reactive ion etching process for polysilicide composite structures
US5310454A (en) Dry etching method
KR100574141B1 (en) Techniques for forming trenches in a silicon layer of a substrate in a high density plasma processing system
US5169487A (en) Anisotropic etch method
TWI249205B (en) Method for improving uniformity and reducing etch rate variation of etching polysilicon
US6008139A (en) Method of etching polycide structures
EP0954877B1 (en) Method for reducing plasma-induced charging damage
US5880033A (en) Method for etching metal silicide with high selectivity to polysilicon
US6827870B1 (en) Method and apparatus for etching and deposition using micro-plasmas
US4373990A (en) Dry etching aluminum
US5271799A (en) Anisotropic etch method
CA1148895A (en) Reactive sputter etching of silicon
CA2387432C (en) Method and apparatus for etching and deposition using micro-plasmas
Ephrath The effect of cathode materials on reactive ion etching of silicon and silicon dioxide in a CF 4 plasma
US5759922A (en) Control of etch profiles during extended overetch
GB2098931A (en) Method of plasma etching microminiature devices
Shiau et al. Method for anisotropically etching tungsten using SF6 CHF3 and N2

Legal Events

Date Code Title Description
MKEX Expiry