CA1133143A - Memoire de masse auto-correctrice a semiconducteur organisee par bits et reconfigurable pour un systeme de controle de programme memorise - Google Patents

Memoire de masse auto-correctrice a semiconducteur organisee par bits et reconfigurable pour un systeme de controle de programme memorise

Info

Publication number
CA1133143A
CA1133143A CA330,908A CA330908A CA1133143A CA 1133143 A CA1133143 A CA 1133143A CA 330908 A CA330908 A CA 330908A CA 1133143 A CA1133143 A CA 1133143A
Authority
CA
Canada
Prior art keywords
memory
module
bits
modules
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA330,908A
Other languages
English (en)
Inventor
Vincenzo Bernardini
Enzo Garetti
Renato Manfreddi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telecom Italia SpA
Original Assignee
CSELT Centro Studi e Laboratori Telecomunicazioni SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CSELT Centro Studi e Laboratori Telecomunicazioni SpA filed Critical CSELT Centro Studi e Laboratori Telecomunicazioni SpA
Priority to CA330,908A priority Critical patent/CA1133143A/fr
Application granted granted Critical
Publication of CA1133143A publication Critical patent/CA1133143A/fr
Expired legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
CA330,908A 1979-06-29 1979-06-29 Memoire de masse auto-correctrice a semiconducteur organisee par bits et reconfigurable pour un systeme de controle de programme memorise Expired CA1133143A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA330,908A CA1133143A (fr) 1979-06-29 1979-06-29 Memoire de masse auto-correctrice a semiconducteur organisee par bits et reconfigurable pour un systeme de controle de programme memorise

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA330,908A CA1133143A (fr) 1979-06-29 1979-06-29 Memoire de masse auto-correctrice a semiconducteur organisee par bits et reconfigurable pour un systeme de controle de programme memorise

Publications (1)

Publication Number Publication Date
CA1133143A true CA1133143A (fr) 1982-10-05

Family

ID=4114587

Family Applications (1)

Application Number Title Priority Date Filing Date
CA330,908A Expired CA1133143A (fr) 1979-06-29 1979-06-29 Memoire de masse auto-correctrice a semiconducteur organisee par bits et reconfigurable pour un systeme de controle de programme memorise

Country Status (1)

Country Link
CA (1) CA1133143A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112098770A (zh) * 2020-08-20 2020-12-18 深圳市宏旺微电子有限公司 针对动态耦合故障模拟极端环境下的测试方法和装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112098770A (zh) * 2020-08-20 2020-12-18 深圳市宏旺微电子有限公司 针对动态耦合故障模拟极端环境下的测试方法和装置

Similar Documents

Publication Publication Date Title
US4345319A (en) Self-correcting, solid-state-mass-memory organized by bits and with reconfiguration capability for a stored program control system
US4363125A (en) Memory readback check method and apparatus
US3668644A (en) Failsafe memory system
US4366535A (en) Modular signal-processing system
JP3645281B2 (ja) 共用メモリを有するマルチプロセッサ・システム
US7234087B2 (en) External storage device and memory access control method thereof
US3761879A (en) Bus transport system for selection information and data
US3866182A (en) System for transferring information between memory banks
US5463762A (en) I/O subsystem with header and error detection code generation and checking
US5832310A (en) Serial I/O channel having dependent and synchronous sources of control data and user defined data
EP0278415A2 (fr) Système de mémoire et appareil de détection et de correction d'erreur s'y rapportant
US5530875A (en) Grouping of interrupt sources for efficiency on the fly
JP2653777B2 (ja) 制御チヤネルインターフエイス回路
EP0096782B1 (fr) Réalignement on-line d'erreurs de mémoire
US4037091A (en) Error correction circuit utilizing multiple parity bits
GB1574469A (en) Interface system providing interfaces to central processing unit and modular processor-controllers for an input-out-put subsystem
US3809884A (en) Apparatus and method for a variable memory cycle in a data processing unit
EP0332910A2 (fr) Système de mémoire à prédiction de la sélection de module
US4050059A (en) Data processing read and hold facility
JPS5848933B2 (ja) プログラム制御可能な計算機
US4437166A (en) High speed byte shifter for a bi-directional data bus
US3868646A (en) Memory device with standby memory elements
CA1133143A (fr) Memoire de masse auto-correctrice a semiconducteur organisee par bits et reconfigurable pour un systeme de controle de programme memorise
CN108664362B (zh) 内存镜像的处理方法、内存控制器及用户设备
US3735354A (en) Multiplexed memory request interface

Legal Events

Date Code Title Description
MKEX Expiry