CA1120123A - Automatic data steering and data formatting mechanism - Google Patents

Automatic data steering and data formatting mechanism

Info

Publication number
CA1120123A
CA1120123A CA000288344A CA288344A CA1120123A CA 1120123 A CA1120123 A CA 1120123A CA 000288344 A CA000288344 A CA 000288344A CA 288344 A CA288344 A CA 288344A CA 1120123 A CA1120123 A CA 1120123A
Authority
CA
Canada
Prior art keywords
bus
signal
input
format
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000288344A
Other languages
English (en)
French (fr)
Inventor
Richard P. Kelly
Thomas L. Murray, Jr.
Gary J. Goss
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Inc filed Critical Honeywell Information Systems Inc
Application granted granted Critical
Publication of CA1120123A publication Critical patent/CA1120123A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
CA000288344A 1976-11-11 1977-10-07 Automatic data steering and data formatting mechanism Expired CA1120123A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US74100976A 1976-11-11 1976-11-11
US741,009 1996-10-31

Publications (1)

Publication Number Publication Date
CA1120123A true CA1120123A (en) 1982-03-16

Family

ID=24978991

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000288344A Expired CA1120123A (en) 1976-11-11 1977-10-07 Automatic data steering and data formatting mechanism

Country Status (6)

Country Link
JP (1) JPS6032225B2 (US20040025266A1-20040212-C00001.png)
AU (1) AU515899B2 (US20040025266A1-20040212-C00001.png)
CA (1) CA1120123A (US20040025266A1-20040212-C00001.png)
DE (1) DE2749884A1 (US20040025266A1-20040212-C00001.png)
FR (1) FR2371011A1 (US20040025266A1-20040212-C00001.png)
GB (1) GB1595471A (US20040025266A1-20040212-C00001.png)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2021823B (en) * 1978-05-30 1983-04-27 Intel Corp Data transfer system
FR2497977B1 (fr) * 1981-01-12 1986-07-25 Kuczewski De Poray Jacques Procede d'echange de donnees et dispositif pour la mise en oeuvre de ce procede
AU553946B2 (en) * 1982-03-12 1986-07-31 Honeywell Information Systems Incorp. Input/output multiplexer data distributor
GB2128056A (en) * 1982-09-17 1984-04-18 Gen Electric Computer controlled devices
US4843588A (en) * 1982-09-17 1989-06-27 General Electric Company Programmable radio frequency communications device capable of programming a similar device
JPS61165170A (ja) * 1984-12-19 1986-07-25 Fujitsu Ltd バス制御方式
US4719622A (en) * 1985-03-15 1988-01-12 Wang Laboratories, Inc. System bus means for inter-processor communication
US4827409A (en) * 1986-07-24 1989-05-02 Digital Equipment Corporation High speed interconnect unit for digital data processing system
US4961140A (en) * 1988-06-29 1990-10-02 International Business Machines Corporation Apparatus and method for extending a parallel synchronous data and message bus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3815099A (en) * 1970-04-01 1974-06-04 Digital Equipment Corp Data processing system
GB1394431A (en) * 1971-06-24 1975-05-14 Plessey Co Ltd Multiprocessor data processing system
CH613061A5 (en) * 1975-06-30 1979-08-31 Honeywell Inf Systems Computer apparatus including an omnibus line

Also Published As

Publication number Publication date
DE2749884A1 (de) 1978-05-18
AU3032577A (en) 1979-05-10
AU515899B2 (en) 1981-05-07
JPS6032225B2 (ja) 1985-07-26
JPS5361929A (en) 1978-06-02
FR2371011B1 (US20040025266A1-20040212-C00001.png) 1985-05-24
GB1595471A (en) 1981-08-12
FR2371011A1 (fr) 1978-06-09
DE2749884C2 (US20040025266A1-20040212-C00001.png) 1990-08-30

Similar Documents

Publication Publication Date Title
US4030075A (en) Data processing system having distributed priority network
US3997896A (en) Data processing system providing split bus cycle operation
US4000485A (en) Data processing system providing locked operation of shared resources
US4001790A (en) Modularly addressable units coupled in a data processing system over a common bus
US3995258A (en) Data processing system having a data integrity technique
US3993981A (en) Apparatus for processing data transfer requests in a data processing system
US4195342A (en) Multi-configurable cache store system
US4161024A (en) Private cache-to-CPU interface in a bus oriented data processing system
US3940743A (en) Interconnecting unit for independently operable data processing systems
US4050097A (en) Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus
US4763249A (en) Bus device for use in a computer system having a synchronous bus
US4096569A (en) Data processing system having distributed priority network with logic for deactivating information transfer requests
KR900005453B1 (ko) 공유자원의 로크아웃 동작방법 및 장치
US4212057A (en) Shared memory multi-microprocessor computer system
US4181974A (en) System providing multiple outstanding information requests
US4706190A (en) Retry mechanism for releasing control of a communications path in digital computer system
CA1165458A (en) Interface for controlling information transfers between main data processing system units and a central subsystem
US4787033A (en) Arbitration mechanism for assigning control of a communications path in a digital computer system
US4769768A (en) Method and apparatus for requesting service of interrupts by selected number of processors
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
US4661905A (en) Bus-control mechanism
EP0157075A1 (en) Modular data processing system
EP0301610B1 (en) Data processing apparatus for connection to a common communication path in a data processing system
US4236203A (en) System providing multiple fetch bus cycle operation
GB2228349A (en) Data transfer bus with virtual memory

Legal Events

Date Code Title Description
MKEX Expiry