CA1117664A - Bus for a data processing system with overlapped sequences - Google Patents
Bus for a data processing system with overlapped sequencesInfo
- Publication number
- CA1117664A CA1117664A CA000314182A CA314182A CA1117664A CA 1117664 A CA1117664 A CA 1117664A CA 000314182 A CA000314182 A CA 000314182A CA 314182 A CA314182 A CA 314182A CA 1117664 A CA1117664 A CA 1117664A
- Authority
- CA
- Canada
- Prior art keywords
- information
- signals
- nexus
- transfer
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012545 processing Methods 0.000 title claims abstract description 56
- 230000004044 response Effects 0.000 claims abstract description 22
- 238000012546 transfer Methods 0.000 claims description 118
- 238000012790 confirmation Methods 0.000 claims description 57
- 238000012544 monitoring process Methods 0.000 claims 2
- 230000003139 buffering effect Effects 0.000 claims 1
- 238000001514 detection method Methods 0.000 claims 1
- 230000015654 memory Effects 0.000 abstract description 100
- 230000006870 function Effects 0.000 description 20
- 230000000875 corresponding effect Effects 0.000 description 14
- 238000010586 diagram Methods 0.000 description 10
- 230000001360 synchronised effect Effects 0.000 description 7
- 238000013519 translation Methods 0.000 description 7
- 238000003491 array Methods 0.000 description 5
- 239000004020 conductor Substances 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 230000008859 change Effects 0.000 description 3
- 230000001276 controlling effect Effects 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 239000013256 coordination polymer Substances 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 244000201986 Cassia tora Species 0.000 description 1
- 101150087426 Gnal gene Proteins 0.000 description 1
- VJTAZCKMHINUKO-UHFFFAOYSA-M chloro(2-methoxyethyl)mercury Chemical compound [Cl-].COCC[Hg+] VJTAZCKMHINUKO-UHFFFAOYSA-M 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- NCAIGTHBQTXTLR-UHFFFAOYSA-N phentermine hydrochloride Chemical compound [Cl-].CC(C)([NH3+])CC1=CC=CC=C1 NCAIGTHBQTXTLR-UHFFFAOYSA-N 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000012163 sequencing technique Methods 0.000 description 1
- 208000011580 syndromic disease Diseases 0.000 description 1
- 210000001550 testis Anatomy 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
- G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Bus Control (AREA)
- Communication Control (AREA)
- Small-Scale Networks (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US84541577A | 1977-10-25 | 1977-10-25 | |
| US845,415 | 1992-03-03 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1117664A true CA1117664A (en) | 1982-02-02 |
Family
ID=25295188
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000314182A Expired CA1117664A (en) | 1977-10-25 | 1978-10-25 | Bus for a data processing system with overlapped sequences |
Country Status (8)
| Country | Link |
|---|---|
| JP (1) | JPS5484939A (ja) |
| AU (1) | AU520317B2 (ja) |
| CA (1) | CA1117664A (ja) |
| DE (1) | DE2846487A1 (ja) |
| ES (1) | ES474428A1 (ja) |
| FR (1) | FR2407523B1 (ja) |
| GB (1) | GB2007890B (ja) |
| IT (1) | IT1192335B (ja) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4381542A (en) * | 1980-10-20 | 1983-04-26 | Digital Equipment Corporation | System for interrupt arbitration |
| JPS5833770A (ja) * | 1981-08-24 | 1983-02-28 | Sony Corp | デジタルデ−タのプログラム転送方法 |
| US4683530A (en) * | 1984-04-10 | 1987-07-28 | Telemecanique Electrique | Serial information transfer protocol |
| US4827409A (en) * | 1986-07-24 | 1989-05-02 | Digital Equipment Corporation | High speed interconnect unit for digital data processing system |
| GB2273376B (en) * | 1992-12-11 | 1997-03-12 | Sony Corp | Data processing |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3614741A (en) * | 1970-03-23 | 1971-10-19 | Digital Equipment Corp | Data processing system with instruction addresses identifying one of a plurality of registers including the program counter |
| US3614740A (en) * | 1970-03-23 | 1971-10-19 | Digital Equipment Corp | Data processing system with circuits for transferring between operating routines, interruption routines and subroutines |
| US3815099A (en) * | 1970-04-01 | 1974-06-04 | Digital Equipment Corp | Data processing system |
| US3710324A (en) * | 1970-04-01 | 1973-01-09 | Digital Equipment Corp | Data processing system |
| DE2259223A1 (de) * | 1972-12-04 | 1974-06-27 | Licentia Gmbh | Schaltungsanordnung zum verbinden einer mehrzahl von binaere informationen abgebende als auch aufnehmende einrichtungen |
| US3916108A (en) * | 1973-11-09 | 1975-10-28 | Multiplex Communicat Inc | Tdm communication system with centralized time slot address distribution |
| US3999163A (en) * | 1974-01-10 | 1976-12-21 | Digital Equipment Corporation | Secondary storage facility for data processing systems |
| SU1274634A3 (ru) * | 1975-06-30 | 1986-11-30 | Ханивелл Информейшн Системз Инк (Фирма) | Устройство дл приоритетного подключени источника информации к общей магистрали |
| US3997896A (en) * | 1975-06-30 | 1976-12-14 | Honeywell Information Systems, Inc. | Data processing system providing split bus cycle operation |
| US3983540A (en) * | 1975-09-08 | 1976-09-28 | Honeywell Inc. | Rapid bus priority resolution |
-
1978
- 1978-10-23 ES ES474428A patent/ES474428A1/es not_active Expired
- 1978-10-24 IT IT69443/78A patent/IT1192335B/it active
- 1978-10-25 FR FR7830346A patent/FR2407523B1/fr not_active Expired
- 1978-10-25 CA CA000314182A patent/CA1117664A/en not_active Expired
- 1978-10-25 GB GB7841840A patent/GB2007890B/en not_active Expired
- 1978-10-25 AU AU41037/78A patent/AU520317B2/en not_active Expired
- 1978-10-25 DE DE19782846487 patent/DE2846487A1/de not_active Withdrawn
- 1978-10-25 JP JP13210278A patent/JPS5484939A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| AU4103778A (en) | 1980-05-08 |
| FR2407523A1 (fr) | 1979-05-25 |
| GB2007890B (en) | 1982-07-14 |
| ES474428A1 (es) | 1979-04-16 |
| AU520317B2 (en) | 1982-01-28 |
| JPS5484939A (en) | 1979-07-06 |
| FR2407523B1 (fr) | 1988-05-13 |
| IT7869443A0 (it) | 1978-10-24 |
| DE2846487A1 (de) | 1979-04-26 |
| GB2007890A (en) | 1979-05-23 |
| JPS616424B2 (ja) | 1986-02-26 |
| IT1192335B (it) | 1988-03-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4229791A (en) | Distributed arbitration circuitry for data processing system | |
| US4236207A (en) | Memory initialization circuit | |
| US4232366A (en) | Bus for a data processing system with overlapped sequences | |
| US5455916A (en) | Method for performing inter-unit data transfer operations among a plurality of input/output bus interface units coupled to a common asynchronous bus | |
| US4769768A (en) | Method and apparatus for requesting service of interrupts by selected number of processors | |
| US4706190A (en) | Retry mechanism for releasing control of a communications path in digital computer system | |
| CA1158363A (en) | Multiprocessor system | |
| CA1196108A (en) | Special instruction processing unit for data processing system | |
| US4319323A (en) | Communications device for data processing system | |
| US4763249A (en) | Bus device for use in a computer system having a synchronous bus | |
| US5001624A (en) | Processor controlled DMA controller for transferring instruction and data from memory to coprocessor | |
| US4500958A (en) | Memory controller with data rotation arrangement | |
| EP0139563B1 (en) | Control mechanism for multiprocessor system | |
| US4181974A (en) | System providing multiple outstanding information requests | |
| US4381542A (en) | System for interrupt arbitration | |
| EP0301610B1 (en) | Data processing apparatus for connection to a common communication path in a data processing system | |
| US3902162A (en) | Data communication system incorporating programmable front end processor having multiple peripheral units | |
| US4509115A (en) | Two-port memory controller | |
| US5199106A (en) | Input output interface controller connecting a synchronous bus to an asynchronous bus and methods for performing operations on the bus | |
| US4245303A (en) | Memory for data processing system with command and data buffering | |
| CA1117664A (en) | Bus for a data processing system with overlapped sequences | |
| CA1143854A (en) | Apparatus for interconnecting the units of a data processing system | |
| CA1145001A (en) | Data processing system having centralized bus priority resolution | |
| US4245299A (en) | System providing adaptive response in information requesting unit | |
| US4290133A (en) | System timing means for data processing system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |