CA1114515A - Central processor unit for executing instructions of variable length - Google Patents

Central processor unit for executing instructions of variable length

Info

Publication number
CA1114515A
CA1114515A CA314,183A CA314183A CA1114515A CA 1114515 A CA1114515 A CA 1114515A CA 314183 A CA314183 A CA 314183A CA 1114515 A CA1114515 A CA 1114515A
Authority
CA
Canada
Prior art keywords
operand
instruction
information
central processor
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA314,183A
Other languages
English (en)
French (fr)
Inventor
Steven H. Rothman
Thomas N. Hastings
William D. Strecker
David P. Rodgers
Richard F. Lary
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of CA1114515A publication Critical patent/CA1114515A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/355—Indexed addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/3822—Parallel decoding, e.g. parallel decode units

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
CA314,183A 1977-10-25 1978-10-25 Central processor unit for executing instructions of variable length Expired CA1114515A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US84505577A 1977-10-25 1977-10-25
US845,055 1977-10-25

Publications (1)

Publication Number Publication Date
CA1114515A true CA1114515A (en) 1981-12-15

Family

ID=25294286

Family Applications (1)

Application Number Title Priority Date Filing Date
CA314,183A Expired CA1114515A (en) 1977-10-25 1978-10-25 Central processor unit for executing instructions of variable length

Country Status (9)

Country Link
JP (1) JPS5931733B2 (enrdf_load_stackoverflow)
AU (1) AU518656B2 (enrdf_load_stackoverflow)
BR (1) BR7807060A (enrdf_load_stackoverflow)
CA (1) CA1114515A (enrdf_load_stackoverflow)
DE (1) DE2846520A1 (enrdf_load_stackoverflow)
ES (1) ES474427A1 (enrdf_load_stackoverflow)
FR (1) FR2407519B1 (enrdf_load_stackoverflow)
GB (1) GB2007887B (enrdf_load_stackoverflow)
IN (1) IN150275B (enrdf_load_stackoverflow)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4415969A (en) * 1980-02-07 1983-11-15 Intel Corporation Macroinstruction translator unit for use in a microprocessor
US4491908A (en) * 1981-12-01 1985-01-01 Honeywell Information Systems Inc. Microprogrammed control of extended integer and commercial instruction processor instructions through use of a data type field in a central processor unit
US4586130A (en) * 1983-10-03 1986-04-29 Digital Equipment Corporation Central processing unit for a digital computer
US5761491A (en) * 1996-04-15 1998-06-02 Motorola Inc. Data processing system and method for storing and restoring a stack pointer
RU2257968C2 (ru) * 2003-03-20 2005-08-10 Аркадий Николаевич Степанчук Способ массовой переработки биоотходов с получением газа метана и сельхозудобрений

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3573851A (en) * 1968-07-11 1971-04-06 Texas Instruments Inc Memory buffer for vector streaming
US3577189A (en) * 1969-01-15 1971-05-04 Ibm Apparatus and method in a digital computer for allowing improved program branching with branch anticipation reduction of the number of branches, and reduction of branch delays
US3614741A (en) * 1970-03-23 1971-10-19 Digital Equipment Corp Data processing system with instruction addresses identifying one of a plurality of registers including the program counter
US3614740A (en) * 1970-03-23 1971-10-19 Digital Equipment Corp Data processing system with circuits for transferring between operating routines, interruption routines and subroutines
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
US3999163A (en) * 1974-01-10 1976-12-21 Digital Equipment Corporation Secondary storage facility for data processing systems
DE2419837B2 (de) * 1974-04-24 1976-12-02 Nixdorf Computer Ag, 4790 Paderborn Schaltungsanordnung zur adressierung eines mikroprogramms in datenverarbeitungseinrichtungen und verfahren zur durchfuehrung von sprungbefehlen
JPS5145946A (ja) * 1974-10-17 1976-04-19 Fujitsu Ltd Deetashorishisutemu
JPS5282149A (en) * 1975-12-29 1977-07-09 Fujitsu Ltd Instruction address control system

Also Published As

Publication number Publication date
AU4104578A (en) 1980-05-01
GB2007887A (en) 1979-05-23
GB2007887B (en) 1982-07-28
JPS5931733B2 (ja) 1984-08-03
JPS5484943A (en) 1979-07-06
ES474427A1 (es) 1979-04-16
AU518656B2 (en) 1981-10-15
FR2407519B1 (fr) 1987-08-28
BR7807060A (pt) 1979-07-17
FR2407519A1 (fr) 1979-05-25
DE2846520C2 (enrdf_load_stackoverflow) 1991-10-24
IN150275B (enrdf_load_stackoverflow) 1982-08-28
DE2846520A1 (de) 1979-04-26

Similar Documents

Publication Publication Date Title
US4236206A (en) Central processor unit for executing instructions of variable length
CA1114518A (en) Central processor unit for executing instructions with a special operand specifier
US4395758A (en) Accelerator processor for a data processing system
US4338663A (en) Calling instructions for a data processing system
US4454578A (en) Data processing unit with pipelined operands
US4524416A (en) Stack mechanism with the ability to dynamically alter the size of a stack in a data processing system
EP0071028B1 (en) Instructionshandling unit in a data processing system with instruction substitution and method of operation
US4394725A (en) Apparatus and method for transferring information units between processes in a multiprocessing system
US4241399A (en) Calling instructions for a data processing system
US4361868A (en) Device for increasing the length of a logic computer address
US6064815A (en) System and method for generating fix-up code facilitating avoidance of an exception of a predetermined type in a digital computer system
US3955180A (en) Table driven emulation system
US4374409A (en) Method of and system using P and V instructions on semaphores for transferring data among processes in a multiprocessing system
US4620275A (en) Computer system
US4395757A (en) Process synchronization utilizing semaphores
US4369494A (en) Apparatus and method for providing synchronization between processes and events occurring at different times in a data processing system
US4926317A (en) Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses
US4084224A (en) System of controlling procedure execution using process control blocks
US4316245A (en) Apparatus and method for semaphore initialization in a multiprocessing computer system for process synchronization
US4077058A (en) Method and apparatus for executing an extended decor instruction
US5218712A (en) Providing a data processor with a user-mode accessible mode of operations in which the processor performs processing operations without interruption
US5522051A (en) Method and apparatus for stack manipulation in a pipelined processor
USRE32493E (en) Data processing unit with pipelined operands
US4812972A (en) Microcode computer having dispatch and main control stores for storing the first and the remaining microinstructions of machine instructions
EP0619898A4 (en) COMPUTER SYSTEM WITH TWO GAS SHIFTS.

Legal Events

Date Code Title Description
MKEX Expiry