CA1092719A - Synonym control means for multiple virtual storage systems - Google Patents

Synonym control means for multiple virtual storage systems

Info

Publication number
CA1092719A
CA1092719A CA292,248A CA292248A CA1092719A CA 1092719 A CA1092719 A CA 1092719A CA 292248 A CA292248 A CA 292248A CA 1092719 A CA1092719 A CA 1092719A
Authority
CA
Canada
Prior art keywords
dlat
address
page
segment
virtual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA292,248A
Other languages
English (en)
French (fr)
Inventor
Patrick M. Gannon
Andrew R. Heller
Ronald M. Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1092719A publication Critical patent/CA1092719A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CA292,248A 1977-03-24 1977-12-02 Synonym control means for multiple virtual storage systems Expired CA1092719A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/781,022 US4136385A (en) 1977-03-24 1977-03-24 Synonym control means for multiple virtual storage systems
US781,022 1977-03-24

Publications (1)

Publication Number Publication Date
CA1092719A true CA1092719A (en) 1980-12-30

Family

ID=25121431

Family Applications (1)

Application Number Title Priority Date Filing Date
CA292,248A Expired CA1092719A (en) 1977-03-24 1977-12-02 Synonym control means for multiple virtual storage systems

Country Status (8)

Country Link
US (1) US4136385A (it)
JP (1) JPS53118322A (it)
AT (1) AT378273B (it)
AU (1) AU514699B2 (it)
CA (1) CA1092719A (it)
DE (1) DE2807476C2 (it)
GB (1) GB1547746A (it)
IT (1) IT1112663B (it)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4264953A (en) * 1979-03-30 1981-04-28 Honeywell Inc. Virtual cache
US4332010A (en) * 1980-03-17 1982-05-25 International Business Machines Corporation Cache synonym detection and handling mechanism
US4355355A (en) * 1980-03-19 1982-10-19 International Business Machines Corp. Address generating mechanism for multiple virtual spaces
US4500952A (en) * 1980-05-23 1985-02-19 International Business Machines Corporation Mechanism for control of address translation by a program using a plurality of translation tables
EP0051745B1 (en) 1980-11-10 1988-01-27 International Business Machines Corporation Cache storage hierarchy for a multiprocessor system
US4400770A (en) * 1980-11-10 1983-08-23 International Business Machines Corporation Cache synonym detection and handling means
US4523275A (en) * 1980-11-14 1985-06-11 Sperry Corporation Cache/disk subsystem with floating entry
JPS5853079A (ja) * 1981-09-25 1983-03-29 Fujitsu Ltd Ｓｔｏスタツク制御方式
US4803655A (en) * 1981-12-04 1989-02-07 Unisys Corp. Data processing system employing a plurality of rapidly switchable pages for providing data transfer between modules
US4581702A (en) * 1983-01-10 1986-04-08 International Business Machines Corporation Critical system protection
US4551797A (en) * 1983-08-31 1985-11-05 Amdahl Corporation Apparatus for reverse translation
US4589092A (en) * 1983-12-12 1986-05-13 International Business Machines Corporation Data buffer having separate lock bit storage array
US4663742A (en) * 1984-10-30 1987-05-05 International Business Machines Corporation Directory memory system having simultaneous write, compare and bypass capabilites
US4737909A (en) * 1985-04-01 1988-04-12 National Semiconductor Corp. Cache memory address apparatus
US4636990A (en) * 1985-05-31 1987-01-13 International Business Machines Corporation Three state select circuit for use in a data processing system or the like
US4758946A (en) * 1986-04-09 1988-07-19 Elxsi Page mapping system
JPS6376034A (ja) * 1986-09-19 1988-04-06 Hitachi Ltd 多重アドレス空間制御方式
JPS63231550A (ja) * 1987-03-19 1988-09-27 Hitachi Ltd 多重仮想空間制御方式
JPS63278145A (ja) * 1987-05-11 1988-11-15 Nec Corp パラメ−タ対応検査方式
US5119290A (en) * 1987-10-02 1992-06-02 Sun Microsystems, Inc. Alias address support
US5220669A (en) * 1988-02-10 1993-06-15 International Business Machines Corporation Linkage mechanism for program isolation
US5008811A (en) * 1988-02-10 1991-04-16 International Business Machines Corp. Control mechanism for zero-origin data spaces
US4979098A (en) * 1988-02-10 1990-12-18 International Business Machines Corporation Multiple address space token designation, protection controls, designation translation and lookaside
US5023773A (en) * 1988-02-10 1991-06-11 International Business Machines Corporation Authorization for selective program access to data in multiple address spaces
US4945480A (en) * 1988-02-10 1990-07-31 International Business Machines Corporation Data domain switching on program address space switching and return
US5404476A (en) * 1989-02-10 1995-04-04 Nec Corporation Multiprocessing system having a single translation lookaside buffer with reduced processor overhead
GB2239724B (en) * 1990-01-05 1993-11-24 Sun Microsystems Inc Apparatus for maintaining consistency in a multi-processor computer system using virtual caching
US5341485A (en) * 1991-05-07 1994-08-23 International Business Machines Corporation Multiple virtual address translation per computer cycle
US5319761A (en) * 1991-08-12 1994-06-07 International Business Machines Corporation Directory look-aside table for a virtual storage system including means for minimizing synonym entries
CA2285096C (en) * 1991-11-12 2000-05-09 Ibm Canada Limited-Ibm Canada Limitee Logical mapping of data objects using data spaces
JP2839060B2 (ja) * 1992-03-02 1998-12-16 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理システムおよびデータ処理方法
JP3098344B2 (ja) * 1992-12-18 2000-10-16 富士通株式会社 データ転送処理方法及びデータ転送処理装置
US6006312A (en) * 1995-02-27 1999-12-21 Sun Microsystems, Inc. Cachability attributes of virtual addresses for optimizing performance of virtually and physically indexed caches in maintaining multiply aliased physical addresses
US5754818A (en) * 1996-03-22 1998-05-19 Sun Microsystems, Inc. Architecture and method for sharing TLB entries through process IDS
US6560687B1 (en) * 2000-10-02 2003-05-06 International Business Machines Corporation Method of implementing a translation lookaside buffer with support for a real space control
US6560690B2 (en) * 2000-12-29 2003-05-06 Intel Corporation System and method for employing a global bit for page sharing in a linear-addressed cache
KR100459728B1 (ko) * 2002-10-22 2004-12-03 삼성전자주식회사 고속 변환 색인 버퍼
US7093100B2 (en) 2003-11-14 2006-08-15 International Business Machines Corporation Translation look aside buffer (TLB) with increased translational capacity for multi-threaded computer processes
US8793429B1 (en) * 2011-06-03 2014-07-29 Western Digital Technologies, Inc. Solid-state drive with reduced power up time

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL6806735A (it) * 1968-05-11 1969-11-13
US3781808A (en) * 1972-10-17 1973-12-25 Ibm Virtual memory system
JPS532296B2 (it) * 1973-03-19 1978-01-26
JPS5315778B2 (it) * 1973-07-18 1978-05-27
FR130806A (it) * 1973-11-21
JPS5434577B2 (it) * 1974-06-28 1979-10-27
JPS52144929A (en) * 1976-05-28 1977-12-02 Fujitsu Ltd Multiplex virtual space processing data processing system
JPS52149444A (en) * 1976-06-08 1977-12-12 Fujitsu Ltd Multiplex virtual space processing data processing system

Also Published As

Publication number Publication date
ATA129278A (de) 1984-11-15
AU3320978A (en) 1979-08-16
IT1112663B (it) 1986-01-20
IT7820424A0 (it) 1978-02-21
JPS53118322A (en) 1978-10-16
US4136385A (en) 1979-01-23
AT378273B (de) 1985-07-10
AU514699B2 (en) 1981-02-19
GB1547746A (en) 1979-06-27
DE2807476C2 (de) 1982-08-12
DE2807476A1 (de) 1978-09-28

Similar Documents

Publication Publication Date Title
CA1092719A (en) Synonym control means for multiple virtual storage systems
US4096573A (en) DLAT Synonym control means for common portions of all address spaces
US5008811A (en) Control mechanism for zero-origin data spaces
US5265227A (en) Parallel protection checking in an address translation look-aside buffer
KR960001946B1 (ko) 우선 변환 참조버퍼
EP0036110B1 (en) Cache addressing mechanism
KR920005280B1 (ko) 고속 캐쉬 시스템
USRE39500E1 (en) Configurable cache allowing cache-type and buffer-type access
EP0144121B1 (en) Virtually addressed cache
US5287475A (en) Data processing apparatus operable in extended or unextended virtual address spaces without software modification
CA1283218C (en) Variable address mode cache
US4800489A (en) Paged memory management unit capable of selectively supporting multiple address spaces
US5493660A (en) Software assisted hardware TLB miss handler
US5123101A (en) Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
US4376297A (en) Virtual memory addressing device
US4355355A (en) Address generating mechanism for multiple virtual spaces
US5475827A (en) Dynamic look-aside table for multiple size pages
US4763250A (en) Paged memory management unit having variable number of translation table levels
GB2239332A (en) Object lifetime control in computer memory protection
US5530823A (en) Hit enhancement circuit for page-table-look-aside-buffer
US5226132A (en) Multiple virtual addressing using/comparing translation pairs of addresses comprising a space address and an origin address (sto) while using space registers as storage devices for a data processing system
KR920001282B1 (ko) 버퍼메모리 제어장치
US5479629A (en) Method and apparatus for translation request buffer and requestor table for minimizing the number of accesses to the same address
US20050027960A1 (en) Translation look-aside buffer sharing among logical partitions
US5414821A (en) Method of and apparatus for rapidly loading addressing environment by checking and loading multiple registers using a specialized instruction

Legal Events

Date Code Title Description
MKEX Expiry