CA1075823A - Supervisor address key control system - Google Patents

Supervisor address key control system

Info

Publication number
CA1075823A
CA1075823A CA275,543A CA275543A CA1075823A CA 1075823 A CA1075823 A CA 1075823A CA 275543 A CA275543 A CA 275543A CA 1075823 A CA1075823 A CA 1075823A
Authority
CA
Canada
Prior art keywords
key
supervisor
address
storage
user
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA275,543A
Other languages
English (en)
French (fr)
Inventor
Richard E. Birney
Larry E. Wise
Thomas S. Mcdermott
Robert A. Hood
Michael I. Davis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1075823A publication Critical patent/CA1075823A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Memory System (AREA)
CA275,543A 1976-04-30 1977-04-05 Supervisor address key control system Expired CA1075823A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/681,985 US4035779A (en) 1976-04-30 1976-04-30 Supervisor address key control system

Publications (1)

Publication Number Publication Date
CA1075823A true CA1075823A (en) 1980-04-15

Family

ID=24737708

Family Applications (1)

Application Number Title Priority Date Filing Date
CA275,543A Expired CA1075823A (en) 1976-04-30 1977-04-05 Supervisor address key control system

Country Status (8)

Country Link
US (1) US4035779A (enExample)
JP (1) JPS52132735A (enExample)
AU (1) AU506942B2 (enExample)
BR (1) BR7702780A (enExample)
CA (1) CA1075823A (enExample)
FR (1) FR2349919A1 (enExample)
GB (1) GB1557111A (enExample)
SE (1) SE418019B (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4355355A (en) * 1980-03-19 1982-10-19 International Business Machines Corp. Address generating mechanism for multiple virtual spaces
US4471457A (en) * 1980-08-21 1984-09-11 International Business Machines Corporation Supervisory control of peripheral subsystems
US4519032A (en) * 1982-06-09 1985-05-21 At&T Bell Laboratories Memory management arrangement for microprocessor systems
JPS5958700A (ja) * 1982-09-29 1984-04-04 Fujitsu Ltd 記憶保護判定方式
JPH01112450A (ja) * 1987-10-27 1989-05-01 Sharp Corp メモリ管理ユニット
JPH0833865B2 (ja) * 1989-02-06 1996-03-29 株式会社日立製作所 データ処理方式
US5627987A (en) * 1991-11-29 1997-05-06 Kabushiki Kaisha Toshiba Memory management and protection system for virtual memory in computer system
US5548746A (en) * 1993-11-12 1996-08-20 International Business Machines Corporation Non-contiguous mapping of I/O addresses to use page protection of a process
IES70738B2 (en) * 1996-09-09 1996-12-11 Cara Research Limited A data processing system
US7356351B1 (en) * 2000-12-22 2008-04-08 Durham Logistics, Llc Method and apparatus for disabling the RF functionality of a multi-function wireless communication device while maintaining local functionality
US7590819B2 (en) * 2005-05-09 2009-09-15 Lsi Logic Corporation Compact memory management unit
JP4872402B2 (ja) * 2006-03-20 2012-02-08 日本電気株式会社 マルチプロセッサシステムのメモリアクセス負荷分散装置および方法
GB2438297A (en) * 2006-05-19 2007-11-21 Ibm Computer program for move data facility with user selectable storage access keys
US7594094B2 (en) * 2006-05-19 2009-09-22 International Business Machines Corporation Move data facility with optional specifications
US7581074B2 (en) * 2006-05-19 2009-08-25 International Business Machines Corporation Facilitating use of storage access keys to access storage

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3328765A (en) 1963-12-31 1967-06-27 Ibm Memory protection system
US3328768A (en) * 1964-04-06 1967-06-27 Ibm Storage protection systems
US3377624A (en) * 1966-01-07 1968-04-09 Ibm Memory protection system
US3916385A (en) * 1973-12-12 1975-10-28 Honeywell Inf Systems Ring checking hardware

Also Published As

Publication number Publication date
GB1557111A (en) 1979-12-05
JPS52132735A (en) 1977-11-07
FR2349919B1 (enExample) 1980-02-01
FR2349919A1 (fr) 1977-11-25
AU506942B2 (en) 1980-01-31
BR7702780A (pt) 1978-02-21
AU2474977A (en) 1978-11-09
US4035779A (en) 1977-07-12
JPS5739000B2 (enExample) 1982-08-18
SE418019B (sv) 1981-04-27
SE7704965L (sv) 1977-10-31

Similar Documents

Publication Publication Date Title
US4037215A (en) Key controlled address relocation translation system
CA1078070A (en) Outer and asynchronous storage extension system
US4038645A (en) Non-translatable storage protection control system
US4037214A (en) Key register controlled accessing system
US5659713A (en) Memory stream buffer with variable-size prefetch depending on memory interleaving configuration
US5371870A (en) Stream buffer memory having a multiple-entry address history buffer for detecting sequential reads to initiate prefetching
US4050094A (en) Translator lookahead controls
EP0171859B1 (en) Memory access control device for implementing guarded regions in a memory, and memory provided with such memory access control device
EP0431467B1 (en) Multiprocessor system having distributed shared resources and dynamic global data replication
US5461718A (en) System for sequential read of memory stream buffer detecting page mode cycles availability fetching data into a selected FIFO, and sending data without aceessing memory
CA1232970A (en) Data processing system provided with a memory access controller
US4466056A (en) Address translation and generation system for an information processing system
EP1035475B1 (en) Simple high-performance memory management unit
US5418927A (en) I/O cache controller containing a buffer memory partitioned into lines accessible by corresponding I/O devices and a directory to track the lines
JPH02291044A (ja) 大域データ複写および２レベルのアドレス変換装置を備えた多重プロセッサ・システム
JPH01502221A (ja) コンピュータ・アドレス変換装置を備えたコンピュータ・システム
US4035779A (en) Supervisor address key control system
US5060186A (en) High-capacity memory having extended addressing capacity in a multiprocessing system
CA1078068A (en) Address key register load/store instruction system
US5293622A (en) Computer system with input/output cache
US5452418A (en) Method of using stream buffer to perform operation under normal operation mode and selectively switching to test mode to check data integrity during system operation
CA1087754A (en) Equate operand address space control system
US4037207A (en) System for controlling address keys under interrupt conditions
GB2127994A (en) Memory management unit for digital computer
KR960008320B1 (ko) 어드레스 변환장치 및 어드레스 변환방법

Legal Events

Date Code Title Description
MKEX Expiry