CA1064161A - Cellule de memoire capacitive auto-regenerescente - Google Patents
Cellule de memoire capacitive auto-regenerescenteInfo
- Publication number
- CA1064161A CA1064161A CA250,308A CA250308A CA1064161A CA 1064161 A CA1064161 A CA 1064161A CA 250308 A CA250308 A CA 250308A CA 1064161 A CA1064161 A CA 1064161A
- Authority
- CA
- Canada
- Prior art keywords
- terminal
- capacitor
- memory element
- switching transistor
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Dram (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/642,191 US4030083A (en) | 1975-04-04 | 1975-12-18 | Self-refreshed capacitor memory cell |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1064161A true CA1064161A (fr) | 1979-10-09 |
Family
ID=24575573
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA250,308A Expired CA1064161A (fr) | 1975-12-18 | 1976-04-14 | Cellule de memoire capacitive auto-regenerescente |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA1064161A (fr) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6178715B1 (en) | 1996-12-24 | 2001-01-30 | Designscape Enterprises Ltd. | Mortarless retaining wall structure with improved lateral and longitudinal reinforcement for a vertical, set forward and/or set back retaining wall in whole or in part constructed by utilizing standardized blocks |
-
1976
- 1976-04-14 CA CA250,308A patent/CA1064161A/fr not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6178715B1 (en) | 1996-12-24 | 2001-01-30 | Designscape Enterprises Ltd. | Mortarless retaining wall structure with improved lateral and longitudinal reinforcement for a vertical, set forward and/or set back retaining wall in whole or in part constructed by utilizing standardized blocks |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3473953B2 (ja) | 不揮発性ランダムアクセス・メモリ装置 | |
| US4298962A (en) | Memory | |
| US7239549B2 (en) | Semiconductor device | |
| US7362609B2 (en) | Memory cell | |
| EP0145606B1 (fr) | Dispositif de mémoire semi-conducteur | |
| US3836992A (en) | Electrically erasable floating gate fet memory cell | |
| US4425631A (en) | Non-volatile programmable integrated semiconductor memory cell | |
| US4471471A (en) | Non-volatile RAM device | |
| US4030083A (en) | Self-refreshed capacitor memory cell | |
| GB2128403A (en) | Random access memory | |
| US6265278B1 (en) | Deep trench cell capacitor with inverting counter electrode | |
| US4729115A (en) | Non-volatile dynamic random access memory cell | |
| JPH03789B2 (fr) | ||
| US4224635A (en) | Dynamic storage element having static storage element behavior | |
| CA1064161A (fr) | Cellule de memoire capacitive auto-regenerescente | |
| CA1135853A (fr) | Cellule de memoire a condensateur a auto-regeneration | |
| JPH11168202A (ja) | メモリセルおよび該メモリセルを形成する方法 | |
| US4449142A (en) | Semiconductor memory device | |
| US4592130A (en) | Method of fabricating a CCD read only memory utilizing dual-level junction formation | |
| EP0058998B1 (fr) | Dispositif semiconducteur à mémoire | |
| JPS5814747B2 (ja) | 半導体記憶装置 | |
| JPS6025909B2 (ja) | 半導体装置 | |
| KR950006470B1 (ko) | 반도체 메모리소자 | |
| JPS6034823B2 (ja) | 半導体集積化記憶装置 | |
| JPS5931991B2 (ja) | 半導体メモリ |