CA1062355A - Charge coupled image sensor device - Google Patents

Charge coupled image sensor device

Info

Publication number
CA1062355A
CA1062355A CA250,989A CA250989A CA1062355A CA 1062355 A CA1062355 A CA 1062355A CA 250989 A CA250989 A CA 250989A CA 1062355 A CA1062355 A CA 1062355A
Authority
CA
Canada
Prior art keywords
layer
image sensor
sensor device
crystalline
electrodes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA250,989A
Other languages
French (fr)
Inventor
Hiryouki Matsumoto
Yoshiyuki Kawana
Motoaki Abe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Application granted granted Critical
Publication of CA1062355A publication Critical patent/CA1062355A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/148Charge coupled imagers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4966Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/762Charge transfer devices
    • H01L29/765Charge-coupled devices
    • H01L29/768Charge-coupled devices with field effect produced by an insulated gate
    • H01L29/76866Surface Channel CCD

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Electromagnetism (AREA)
  • Chemical & Material Sciences (AREA)
  • Composite Materials (AREA)
  • Materials Engineering (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)

Abstract

ABSTRACT OF THE DISCLOSURE

A CCD image sensor having impurity-doped polycrystalline silicon electrodes and an oxygen doped polycrystalline silicon layer lying between the electrodes and overlying a photosensitive portion of a substrate so as to provide an improved passivation in that low leakage current between electrodes result and a high sensitivity to shorter wave lengths of light are obtained as compared with devices utilizing pure polycrystalline layers.

Description

CRO.~S-l~EFERENCES T() E'~ET ATED PATENT
Canadian Patent ~u~ber 1,029,475, issue~ April 11, 1978, entitled '~semiconductor Device" in which the inventors are T. Matsushita, H. Hayashi, T. Aoki, H. Yamamoto and Y. Kawana assigned to the same assignee of the present invention discloses a polycrystalline silicon layer as a passivation layer formed on a semiconductor singly crystal layer in a semiconductor device.
BACKGROUND OF THE INVENTION
Field of the Invention: -This invention relates-to a solid state image sensor, especially employing a charge coupled device (CCD). The CCD device .- includes a surface CCD, a bulk CCD or a bucket brigate device (BBD).
BRIEF DESCRIPIION OF THE DRAWINGS
.: , , Figure 1 illustrates a CCD device of the prior art, ..
: ~ Figure 2 is a plan view illustrating.a frametransfer device ` of the prior art, .

Figure 3 illustrates an inter-line transfer system according to the prior art, Figure 4 illustrates a CCD device of the prior art, Figure 5 illustrates a first embodiment of the present . invention, Figure 6 illustrates a modified form of the invention, - Figure 7 is a plot of oxygen content versus resistivity characteristic, Figure 8 illustrates apparatus used to manufacture devices ',J' according to the invention,.

Figure 9 is a graph showing the oxygen concentration versus the band gap energy characteristic, r :

Figure lO is a plan view of a modified form of the invention, Figure 11 is a sectional view taken on line A-A in Figure 10, and Figure 12 is a sectional view of the apparatus shown in Figure 10 taken on sectional line B-B.
Description of the Prior Art:
Figure 1 illustrates a conventional three phase CCD
having an N-type silicon substrate 1 upon which a silicon lO dioxide layer 2 is formed and with transfer electrodes 3 formed on top of the silicon dioxide layer 2. Clock pulses 01' 02 and 03 are applied to the gate electrodes 3.
Two phase surface CCD devices are also known in which the thickness of the silicon dioxide layer 2 under each elec-trode 3 is varied in the charge transferring direction to form a step-like potential well for carriers.
: A frame transfer system or an inter-line transfer system is employed in the solid state image sensors of the prior ~ art.
: 20 A frame transfer system is illustrated in Figure 2 which has an image area 5 and a storage area 6 and includes a shift register 7. Charges generated by incident light in ; the image area 5 are simultaneously transferred to the storage area 6 and are sequentially read out from the shift register 7.
I The inter-line transfer system is illustrated in Y~ Figure 3 and has vertical image areas 8, vertical shift regis-`~ ters 9 and a horizontal shift register lO. Charges generated ;~ by the light in the image areas 8 are simultaneously trans-ferred to the vertical shift registers 9 and are sequentially ~- 30 transferred to the horizontal shift register lO. :
In Figure l charges are generated by light energy which passes through the silicon dioxide layer 2 between the t C ~ 3-r ,- . . , - ~ , ' ' .. , . . ~' -.; . . . . .

electrodes 3. Such devices have good light sensitivity but have an unstable passivation when the silicon dioxide layer 2 is exposed because of contaminating positive charges in the silicon dioxide layer. These positive charges cause a memory effect which is undesirable.
- Figure 4 illustrates another known CCD device in which pure polycrystalline silicon 11 is deposited completely over the silicon dioxide layer 2 and impurities are selectively diffused into the silicon layer 11 to form low resistivity regions lla. Aluminum is deposited on the pure polycrystalline layer 11 to form transfer electrodes 3. Such device has good passivation but the sensitivity of shorter wave length light is lowered because of the existence of the silicon layer 11.
Also, the resistivity of the silicon layer 11 is not high enough to prevent leakage currents from occurring between the , electrodes 3. -~ SUMMARY OF THE INVENTION
:,' ~' The object of the present invention is to provide an improved CCD image sensor in which oxygen doped polycrystalline silicon is between the electrodes.
The present device has good passivation as compared ~, with devices using only a silicon dioxide layer and has low leakage current between the electrodes and a very high sensiti-.~
vity to shorter wave length light (blue) as compared with devices using pure polycrystalline layer.
The polycrystalline silicon in this invention may include amorphous silicon.
In accordance with the foregoing objects, there is .J provided:-an image sensor comprising:
, a semiconductor substrate;

an insulating layer on said substrate;

_ 4 _ transfer electrodes on said insulating layer; and an oxygen doped poly-crystalline silicon layer on said insulating layer.
Other objects, features and advantages of the inven-tion will be readily apparent from the following description of certain preferred embodiments thereof taken in conjunction with the accompanying drawings although variations and modifi-cations may be effected without departing from the spirit and scope of the novel concepts of the disclosure.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Figure 5 illustrates a first embodiment of the present invention in which a silicon dioxide layer 2 is formed on a N-type silicon substrate 1. An oxygen doped polycrystalline silicon layer 13 is formed all over the silicon dioxide layer 2.
Impurities are selectively doped into the oxygen doped poly-`~ crystalline silicon layer 13 by diffusion or ion implantation to form low resistivity regions 13a. Aluminum electrodes 14 are deposited on the regions 13a to form transfer electrodes 3. Photosensitive portions 15 exist between the electrodes 3.
', Figure 6 illustrates a modified form of the invention ~ in which an oxygen doped polycrystalline silicon layer 13 is -~ deposited over the silicon dioxide layer 2 on the substrate 1 ~ and aluminum electrodes 3 are formed over the polycrystalline , .
' silicon layer 13. In either of the embodiments illustrated 1~ in Figures 5 and 6 the photogeneration portion between the ,, electrodes 3 is covered by the silicon dioxide layer and the oxygen doped polycrystalline layer. The oxygen concentration in the polycrystalline silicon layer 13 is maintained in the range 10 to 50 atomic %.
The oxygen concentration in the polycrystalline ` silicon is plotted versus the resistivity in Figure 7. The ,., ~,l, . .:
''~' C ql '}

mean silicon grain size is 200 to 300 A. It is to be noted that the resistivity increases as ~' .~

"
., .~

.~ :

.1 - Sa -, ~. ' , ' ' . ' ' ' ' '' ' the oxygen concentration increas~s.
The polycrystalline layer 13 has a mean grain size in the range betweell 50 to 1000 A. If the grain size is less than 50 A the properties of the polycrystalline silicon will approach that of silicon dioxidc and the memory effect will appear which is undesirable. Also, it requires a low reaction temperature and, thus, the growth rate will be small. If the grain size is more than 1000 A the leakage current increases which is undesirable.
The oxygen doped polycrystalline silicon layer 13 is obtained by chemical vapor deposition (CVD) as shown in Figure 8. A reactor 21 contains the substrate 1 which is heated to the range of 600 to 750 C
for example to a temperature of 650 C. A carrier gas source (N2) 22, a silicon source (SiH4) 23 and an oxygen source (N2O,NO or NO2) 24 supply input to the reactor 21 through the valves 25, 26 and 27. SiH4 is used because it produces the desired polycrystalline silicon at a relatively low reaction temperature. If SiC14 is used it will require a higher reaction temperature such as 900 C which will result in larger grain size and larger leakage currents. The oxygen concentration is controlled by the flow ratio of the N2O and the SiH4.
As the semi-insulating silicon layer 13 covers the SiO2 layer 2 the surface state of the silicon substrate 1 is stabilized because charges in the silicon layer 13 neutralize the charges in the SiO2 layer
2.
As the oxygen doped silicon layer 13 covers the photosensitive portions 15 of the substrate the sensitivity to the shorter wave length light (blue) increases as compared to devices u6ing pure polycrystalline silicon because the band gap energy in the oxygen doped polycrystalline -. ~ . ' . . ' ' ' ' ' - ' ,~
,, , ' : ~ .

silicon is larger than that of the pure polycrystalline silicon.
The oxygen concentration in atomic ~, is plotted in Figure 9 versus the band gap energy distribution. Polycrystalline silicon containing 36 to 49 atomic % oxygen has a wider band gap by 0,2 to 0. 4 electron volts than that of pure silicon.
The existence of the layer 13 improves the insulation between the electrodes 3 and the substrate 1 even when they are pin holes in the silicon dioxide layer 2.
Figures 10, 11 and 12 illustrate a second embodiment of the invention applied to a two phase CCD device employing the inter-line transfer system. FigurelO is a plan view illustrating the substrate 1 upon which are formed a silicon dioxide layer 2 as illustrated in ~igures 11 and 12 which are respectively sectional vie~staken on llne A-A in Figure 10 and line B-B in Figure 10. The illustrated embodiment is applied to a two phase CCD device employing inter-line transfer system using image areas 8 and shift registers 9. Oxygen dopes polycrystalline layer 13 illustrated in Figure 11 and 10 is formed over the silicon dioxide layer 2. Impurity doped polycrystalline layer electrodes 3 on a silicon dioxide layer 2 are formed, and an oxygen doped polycrystalline silicon layer 13 is formed over the silicon layer 3. Photogenerated carriers originate beneath a photosensitive portion 15 and are transferred beneath the electrodes 3 in the A-A direction. There are provided step-like potentials beneath the electrodes 3 to prevent the reverse flow of the charges. Channel stoppers 33 illustrated in Figure 11 are also provided. The charges are sequentially transferred in vertical shift registers 9 in the B-B direction. Aluminum electrode layers 34 may cover the oxygen doped polycrystalline silicon layer 13 except over the ~ . . . . .
: - '' "' ' ~

photosensitive regions 15.
It is seen that this inventioll provides a new and novel CCD
device and altllough it has been described with respect to preferred embodiments it is not to be so limited as changes and modifications may be made which are within the full intended scope as defined by the appended claims.

.. . .
. . . -. .

.~ .

,.
, ......... .

s~

,, .

, .. . 8 , . , ~ .

Claims (11)

The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows:
1. An image sensor comprising:
a semiconductor substrate;
an insulating layer on said substrate;
transfer electrodes on said insulating layer; and an oxygen doped poly-crystalline silicon layer on said insulating layer.
2. An image sensor according to claim 1, in which said silicon layer lies between said electrodes and overlies a photo-sensitive portion.
3. An image sensor device comprising:
a semiconductor substrate of a first conductivity type, an insulating layer on a major surface of said substrate, an oxygen doped poly-crystalline layer on said insulating layer and a plurality of electrodes formed on spaced regions of said oxygen doped poly-crystalline layer.
4. An image sensor device according to claim 3 wherein the oxygen concentration in said oxygen doped poly-crystalline region is in the range of 10 to 50 atomic per cent.
5. An image sensor device according to claim 4 wherein the mean grain size of said poly-crystalline layer is in the range of 50 to 1000 Angstroms.
6. An image sensor device according to claim 3 wherein said spaced regions of oxygen doped poly-crystalline region layer under said plurality of electrodes have lower resistivity than the remaining portions of said oxygen doped poly-crystalline layer.
7. An image sensor device according to claim 6 wherein the oxygen concentration in said oxygen doped poly-crystalline , region is in the range of 10 to 50 atomic per cent.
8. An image sensor device according to claim 7 wherein the mean grain size of said poly-crystalline layer is in the range of 50 to 1,000 Angstroms.
9. A image sensor device according to claim 1 wherein said insulation layer is silicon dioxide.
10. A image sensor device according to claim 4 wherein said insulation layer is silicon dioxide.
11. A image sensor device according to claim 4 wherein the oxygen content of said poly-crystalline layer is in the range of 36 to 49 atomic per cent.
CA250,989A 1975-04-30 1976-04-26 Charge coupled image sensor device Expired CA1062355A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50052735A JPS51128285A (en) 1975-04-30 1975-04-30 Solid photographing unit

Publications (1)

Publication Number Publication Date
CA1062355A true CA1062355A (en) 1979-09-11

Family

ID=12923174

Family Applications (1)

Application Number Title Priority Date Filing Date
CA250,989A Expired CA1062355A (en) 1975-04-30 1976-04-26 Charge coupled image sensor device

Country Status (6)

Country Link
JP (1) JPS51128285A (en)
CA (1) CA1062355A (en)
DE (1) DE2618964C2 (en)
FR (1) FR2309982A1 (en)
GB (1) GB1518459A (en)
NL (1) NL7604557A (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3826926A (en) * 1972-11-29 1974-07-30 Westinghouse Electric Corp Charge coupled device area imaging array
JPS5824951B2 (en) * 1974-10-09 1983-05-24 ソニー株式会社 Kougakusouchi

Also Published As

Publication number Publication date
JPS51128285A (en) 1976-11-09
DE2618964A1 (en) 1976-11-11
FR2309982B1 (en) 1979-08-31
NL7604557A (en) 1976-11-02
DE2618964C2 (en) 1984-06-14
GB1518459A (en) 1978-07-19
FR2309982A1 (en) 1976-11-26

Similar Documents

Publication Publication Date Title
US3971061A (en) Semiconductor device with a high breakdown voltage characteristic
US4613382A (en) Method of forming passivated polycrystalline semiconductors
EP0287056B1 (en) Dynamic random access memory device having a plurality of one transistor type memory cells
US4062707A (en) Utilizing multiple polycrystalline silicon masks for diffusion and passivation
US4176372A (en) Semiconductor device having oxygen doped polycrystalline passivation layer
US4523214A (en) Solid state image pickup device utilizing microcrystalline and amorphous silicon
US4320248A (en) Semiconductor photoelectric conversion device
US4796072A (en) Solid-state imaging device with potential barriers between pixels
US4743955A (en) Photoelectric converting device
KR100218849B1 (en) Manufacturing method of solid-state image pickup device
JPS5812481A (en) Solidstate image pickup element
US3952323A (en) Semiconductor photoelectric device
CA1062355A (en) Charge coupled image sensor device
US3810795A (en) Method for making self-aligning structure for charge-coupled and bucket brigade devices
JPH0878719A (en) Photoelectric conversion element
US4519051A (en) MNOS Type non-volatile memory device and method of manufacturing the same
JP2650946B2 (en) Thin film field effect element
US4189826A (en) Silicon charge-handling device employing SiC electrodes
JPH0564862B2 (en)
KR900001981B1 (en) Manufacturing method of semiconductor film
JPS5879756A (en) Amorphous si image sensor
RU2396635C1 (en) Infrared radiation sensitive structure and method of making said structure
JP3020563B2 (en) Solid-state imaging device
KR930022569A (en) Method for manufacturing solid imaging apparatus
JPH05315591A (en) Forming method of photoelectron readout part of ccd image sensor