BR9403515A - Sistema com lógica de situação para processador com dupla unidade de execução e método que a envolve - Google Patents

Sistema com lógica de situação para processador com dupla unidade de execução e método que a envolve

Info

Publication number
BR9403515A
BR9403515A BR9403515A BR9403515A BR9403515A BR 9403515 A BR9403515 A BR 9403515A BR 9403515 A BR9403515 A BR 9403515A BR 9403515 A BR9403515 A BR 9403515A BR 9403515 A BR9403515 A BR 9403515A
Authority
BR
Brazil
Prior art keywords
involves
processor
execution unit
double execution
situation logic
Prior art date
Application number
BR9403515A
Other languages
English (en)
Inventor
David Scott Ray
Alexander Koos Spencer
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR9403515A publication Critical patent/BR9403515A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
BR9403515A 1993-09-20 1994-09-12 Sistema com lógica de situação para processador com dupla unidade de execução e método que a envolve BR9403515A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/123,816 US5440703A (en) 1993-09-20 1993-09-20 System and method for saving state information in a multi-execution unit processor when interruptable instructions are identified

Publications (1)

Publication Number Publication Date
BR9403515A true BR9403515A (pt) 1995-06-20

Family

ID=22411063

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9403515A BR9403515A (pt) 1993-09-20 1994-09-12 Sistema com lógica de situação para processador com dupla unidade de execução e método que a envolve

Country Status (7)

Country Link
US (1) US5440703A (pt)
EP (1) EP0644481A1 (pt)
JP (1) JP2633475B2 (pt)
KR (1) KR0133237B1 (pt)
CN (1) CN1099631C (pt)
BR (1) BR9403515A (pt)
CA (1) CA2123448C (pt)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5752013A (en) * 1993-06-30 1998-05-12 Intel Corporation Method and apparatus for providing precise fault tracing in a superscalar microprocessor
US5805849A (en) * 1997-03-31 1998-09-08 International Business Machines Corporation Data processing system and method for using an unique identifier to maintain an age relationship between executing instructions
US6098167A (en) * 1997-03-31 2000-08-01 International Business Machines Corporation Apparatus and method for fast unified interrupt recovery and branch recovery in processors supporting out-of-order execution
US5913048A (en) * 1997-03-31 1999-06-15 International Business Machines Corporation Dispatching instructions in a processor supporting out-of-order execution
US5887161A (en) * 1997-03-31 1999-03-23 International Business Machines Corporation Issuing instructions in a processor supporting out-of-order execution
US5870582A (en) * 1997-03-31 1999-02-09 International Business Machines Corporation Method and apparatus for completion of non-interruptible instructions before the instruction is dispatched
JP3650519B2 (ja) * 1997-12-17 2005-05-18 株式会社ルネサステクノロジ マイクロコンピュータ
US6088792A (en) * 1998-04-30 2000-07-11 International Business Machines Corporation Avoiding processor serialization after an S/390 SPKA instruction
US6088791A (en) * 1998-04-30 2000-07-11 International Business Machines Corporation Computer processor system for implementing the ESA/390 STOSM and STNSM instructions without serialization or artificially extending processor execution time
US6345356B1 (en) * 1999-07-16 2002-02-05 International Business Machines Corporation Method and apparatus for software-based dispatch stall mechanism for scoreboarded IOPs
US6442675B1 (en) 1999-07-29 2002-08-27 International Business Machines Corporation Compressed string and multiple generation engine
JP3564445B2 (ja) * 2001-09-20 2004-09-08 松下電器産業株式会社 プロセッサ、コンパイル装置及びコンパイル方法
US7313797B2 (en) * 2002-09-18 2007-12-25 Wind River Systems, Inc. Uniprocessor operating system design facilitating fast context switching
US7681022B2 (en) * 2006-07-25 2010-03-16 Qualcomm Incorporated Efficient interrupt return address save mechanism
US8806181B1 (en) * 2008-05-05 2014-08-12 Marvell International Ltd. Dynamic pipeline reconfiguration including changing a number of stages
EP2940575B1 (en) * 2014-05-02 2018-05-09 Nxp B.V. Controller circuits, data interface blocks, and methods for transferring data

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54107645A (en) * 1978-02-13 1979-08-23 Hitachi Ltd Information processor
US4589065A (en) * 1983-06-30 1986-05-13 International Business Machines Corporation Mechanism for implementing one machine cycle executable trap instructions in a primitive instruction set computing system
DE3587643T2 (de) * 1984-03-02 1994-03-24 Nec Corp Informationsverarbeitungseinheit mit Unterbrechungsfunktion.
US4670835A (en) * 1984-10-19 1987-06-02 Honeywell Information Systems Inc. Distributed control store word architecture
JPH0795278B2 (ja) * 1985-08-30 1995-10-11 株式会社日立製作所 処理装置の割込制御方式
US4766566A (en) * 1986-08-18 1988-08-23 International Business Machines Corp. Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processing
JPS63131230A (ja) * 1986-11-21 1988-06-03 Hitachi Ltd 情報処理装置
US4901222A (en) * 1987-05-19 1990-02-13 Bull Nh Information Systems Inc. Method and apparatus for backing out of a software instruction after execution has begun
US5148530A (en) * 1987-05-19 1992-09-15 Bull Hn Information Systems Inc. Method for reexecuting instruction by altering high bits of instruction address based upon result of a subtraction operation with stored low bits
US5134561A (en) * 1987-07-20 1992-07-28 International Business Machines Corporation Computer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveries
US4901233A (en) * 1987-07-20 1990-02-13 International Business Machines Corporation Computer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveries
US5247628A (en) * 1987-11-30 1993-09-21 International Business Machines Corporation Parallel processor instruction dispatch apparatus with interrupt handler
CA1313275C (en) * 1987-11-30 1993-01-26 International Business Machines Corporation Parallel processor instruction dispatch apparatus with interrupt handler
US4912628A (en) * 1988-03-15 1990-03-27 International Business Machines Corp. Suspending and resuming processing of tasks running in a virtual machine data processing system
US5187796A (en) * 1988-03-29 1993-02-16 Computer Motion, Inc. Three-dimensional vector co-processor having I, J, and K register files and I, J, and K execution units
JPH0469734A (ja) * 1990-07-11 1992-03-04 Toshiba Corp 浮動小数点加減算のアンダーフロー例外発生予測回路
JP2925818B2 (ja) * 1991-04-05 1999-07-28 株式会社東芝 並列処理制御装置
JP3146058B2 (ja) * 1991-04-05 2001-03-12 株式会社東芝 並列処理型プロセッサシステムおよび並列処理型プロセッサシステムの制御方法
US5345567A (en) * 1991-06-10 1994-09-06 International Business Machines Corporation System and method for modifying program status word system mask, system access key, and address space code with overlap enabled

Also Published As

Publication number Publication date
JP2633475B2 (ja) 1997-07-23
CN1117166A (zh) 1996-02-21
CA2123448A1 (en) 1995-03-21
US5440703A (en) 1995-08-08
EP0644481A1 (en) 1995-03-22
CN1099631C (zh) 2003-01-22
KR950009454A (ko) 1995-04-24
KR0133237B1 (ko) 1998-04-24
JPH07105025A (ja) 1995-04-21
CA2123448C (en) 1998-10-13

Similar Documents

Publication Publication Date Title
BR9403515A (pt) Sistema com lógica de situação para processador com dupla unidade de execução e método que a envolve
BR9507117A (pt) Sistema de cálculo e processo para determinar um esquema de viagem que minimize os custos de viagem para uma organização
BR9606671A (pt) Máquina de jogo e sistema de máquina de jogo que usa a mesma
ITTO930428A0 (it) Sistema a multiprocessore
PT90234A (pt) Etiqueta poligonal para memorizacao de informacoes codificadas, processo e sistema de codificacao que a utilizam
BR9101650A (pt) Metodo e sistema para geracao de uma representacao visual
BR9606992A (pt) Processo para o uso na construção de uma roupa e sistema de processamento
DE69429340D1 (de) Kontaktloses inspektionssystem
BR9502618A (pt) Método e sistema para verificar a presença de uma lente em uma embalagem transparente
BR9405271A (pt) Sistema de jogar computador de jogar para emprego num sistema de jogar e método de jogar
BR9507894A (pt) Método de detecção de prions em uma amostra e animal transgênico usado para o mesmo
BR9603872B1 (pt) aparelho de planejamento em um sistema de televisão; aparelho de programação em um sistema de televisão; e aparelho de planejamento para um dispositivo.
BR9402610A (pt) Conjunto transdutor e processo para a inspeção ultra-sônica de tubulações
EP0532333A3 (en) A system and method for preventing deadlock in a multiprocessor environment
BR9406957A (pt) Sistema e processo para modelagem geométrica parameétrica aperfeiçoada
BR9404783A (pt) Sistema submarino e processo para estender um sistema submarino
BR9601043A (pt) Processo para o comando de um sistema de transmissão do torque e um dispositivo para sua execução
BR8901646A (pt) Metodo e sistema para identificar uma unidade de programa
BR9400335A (pt) Componente modular de sistema de computador e método para produzir um sistema de computador com tal componente
IT1270246B (it) Sistema trasportatore in un filatoio a vasi
BR9403369A (pt) Método para execução de combustão.
EP0605871A3 (en) Method and system for increasing the simultaneity of a system memory in a multiprocessor computer system.
IT1298729B1 (it) Sistema di controllo di apparecchi in genere con processori di arresto in caso di guasto
BR9005533A (pt) Controlador programavel de interrupcoes,sistema de computador que o inclui e metodo de operacao
EP0614140A3 (en) System and method for avoiding a dead end in a computer.

Legal Events

Date Code Title Description
FA10 Dismissal: dismissal - article 33 of industrial property law