BR8900604A - Metodo para um sistema operacional ter acesso a blocos de controle,instrucoes e dados em um ambiente de espaco enderecavel multiplo - Google Patents

Metodo para um sistema operacional ter acesso a blocos de controle,instrucoes e dados em um ambiente de espaco enderecavel multiplo

Info

Publication number
BR8900604A
BR8900604A BR898900604A BR8900604A BR8900604A BR 8900604 A BR8900604 A BR 8900604A BR 898900604 A BR898900604 A BR 898900604A BR 8900604 A BR8900604 A BR 8900604A BR 8900604 A BR8900604 A BR 8900604A
Authority
BR
Brazil
Prior art keywords
instructions
access
data
control blocks
space environment
Prior art date
Application number
BR898900604A
Other languages
English (en)
Inventor
Carl Edward Clark
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR8900604A publication Critical patent/BR8900604A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G06F9/45558—Hypervisor-specific management and integration aspects
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G06F9/45558—Hypervisor-specific management and integration aspects
    • G06F2009/45583—Memory management, e.g. access or allocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
BR898900604A 1988-02-10 1989-02-10 Metodo para um sistema operacional ter acesso a blocos de controle,instrucoes e dados em um ambiente de espaco enderecavel multiplo BR8900604A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/154,780 US4943913A (en) 1988-02-10 1988-02-10 Operating system accessing control blocks by using home address space segment table to control instruction and operand fetch and store operations

Publications (1)

Publication Number Publication Date
BR8900604A true BR8900604A (pt) 1989-10-10

Family

ID=22552745

Family Applications (1)

Application Number Title Priority Date Filing Date
BR898900604A BR8900604A (pt) 1988-02-10 1989-02-10 Metodo para um sistema operacional ter acesso a blocos de controle,instrucoes e dados em um ambiente de espaco enderecavel multiplo

Country Status (4)

Country Link
US (1) US4943913A (pt)
EP (1) EP0327852A3 (pt)
JP (1) JPH01228027A (pt)
BR (1) BR8900604A (pt)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5008811A (en) * 1988-02-10 1991-04-16 International Business Machines Corp. Control mechanism for zero-origin data spaces
US5134696A (en) * 1988-07-28 1992-07-28 International Business Machines Corp. Virtual lookaside facility
JPH02242355A (ja) * 1989-03-16 1990-09-26 Fujitsu Ltd 拡張アドレス空間を持つマイクロプロセシングシステム
KR920008461B1 (ko) * 1989-05-15 1992-09-30 인터내셔널 비지네스 머신즈 코포레이션 프로세스 인터럽팅 시스템 및 그 방법
US5301327A (en) * 1989-06-30 1994-04-05 Digital Equipment Corporation Virtual memory management for source-code development system
JPH03156542A (ja) * 1989-08-29 1991-07-04 Hitachi Ltd アドレス変換装置及びそのためのアドレス情報の管理方法
US5202988A (en) * 1990-06-11 1993-04-13 Supercomputer Systems Limited Partnership System for communicating among processors having different speeds
WO1992003779A1 (en) * 1990-08-23 1992-03-05 Supercomputer Systems Limited Partnership Method of efficient communication between coprocessors
US5212793A (en) * 1991-09-04 1993-05-18 International Business Machines Corp. Generic initiators
EP0543032A1 (en) * 1991-11-16 1993-05-26 International Business Machines Corporation Expanded memory addressing scheme
JPH0695312B2 (ja) * 1991-11-21 1994-11-24 インターナショナル・ビジネス・マシーンズ・コーポレイション コンピュータプログラムを処理する方法およびシステム
US5333319A (en) * 1992-03-02 1994-07-26 International Business Machines Corporation Virtual storage data processor with enhanced dispatching priority allocation of CPU resources
US5493661A (en) * 1992-03-06 1996-02-20 International Business Machines Corporation Method and system for providing a program call to a dispatchable unit's base space
US5361356A (en) * 1992-03-06 1994-11-01 International Business Machines Corporation Storage isolation with subspace-group facility
US5479631A (en) * 1992-11-19 1995-12-26 International Business Machines Corporation System for designating real main storage addresses in instructions while dynamic address translation is on
US5481684A (en) * 1994-01-11 1996-01-02 Exponential Technology, Inc. Emulating operating system calls in an alternate instruction set using a modified code segment descriptor
US5740437A (en) * 1994-09-13 1998-04-14 International Business Machines Corporation Separating work unit priority and accountability from address spaces
US6356918B1 (en) 1995-07-26 2002-03-12 International Business Machines Corporation Method and system for managing registers in a data processing system supports out-of-order and speculative instruction execution
EP1182551B1 (en) 2000-08-21 2017-04-05 Texas Instruments France Address space priority arbitration
US6834385B2 (en) * 2001-01-04 2004-12-21 International Business Machines Corporation System and method for utilizing dispatch queues in a multiprocessor data processing system
US6665671B2 (en) * 2001-04-04 2003-12-16 Hewlett-Packard Development Company, L.P. System and method for optimization of shared data
US6964049B2 (en) * 2001-07-18 2005-11-08 Smartmatic Corporation Smart internetworking operating system for low computational power microprocessors
US20060253749A1 (en) * 2005-05-09 2006-11-09 International Business Machines Corporation Real-time memory verification in a high-availability system
US7818633B2 (en) * 2007-06-29 2010-10-19 International Business Machines Corporation Method and apparatus for identification of program check errors indicating code with high potential for storage overlay
US10509729B2 (en) * 2016-01-13 2019-12-17 Intel Corporation Address translation for scalable virtualization of input/output devices
TWI587218B (zh) * 2016-09-10 2017-06-11 財團法人工業技術研究院 記憶體事務層級模型模擬方法及系統
US10228981B2 (en) 2017-05-02 2019-03-12 Intel Corporation High-performance input-output devices supporting scalable virtualization

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3902164A (en) * 1972-07-21 1975-08-26 Ibm Method and means for reducing the amount of address translation in a virtual memory data processing system
FR2258112A5 (pt) * 1973-11-30 1975-08-08 Honeywell Bull Soc Ind
JPS52149444A (en) * 1976-06-08 1977-12-12 Fujitsu Ltd Multiplex virtual space processing data processing system
US4229790A (en) * 1978-10-16 1980-10-21 Denelcor, Inc. Concurrent task and instruction processor and method
JPS55112651A (en) * 1979-02-21 1980-08-30 Fujitsu Ltd Virtual computer system
US4500952A (en) * 1980-05-23 1985-02-19 International Business Machines Corporation Mechanism for control of address translation by a program using a plurality of translation tables
JPS57162162A (en) * 1981-03-27 1982-10-05 Fujitsu Ltd Multiplex virtual space data processing system
US4456954A (en) * 1981-06-15 1984-06-26 International Business Machines Corporation Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations
JPS5984392A (ja) * 1982-11-08 1984-05-16 Nec Corp 仮想記憶連絡方式
JPS5984391A (ja) * 1982-11-08 1984-05-16 Nec Corp 仮想記憶連絡方式
US4511964A (en) * 1982-11-12 1985-04-16 Hewlett-Packard Company Dynamic physical memory mapping and management of independent programming environments
US4805097A (en) * 1984-08-03 1989-02-14 Motorola Computer Systems, Inc. Memory management unit with dynamic page allocation
US4758951A (en) * 1985-04-09 1988-07-19 Tektronix, Inc. Method for translating virtual addresses into real addresses
JPH0685156B2 (ja) * 1985-05-24 1994-10-26 株式会社日立製作所 アドレス変換装置
US4783736A (en) * 1985-07-22 1988-11-08 Alliant Computer Systems Corporation Digital computer with multisection cache
US4885684A (en) * 1987-12-07 1989-12-05 International Business Machines Corporation Method for compiling a master task definition data set for defining the logical data flow of a distributed processing network

Also Published As

Publication number Publication date
JPH01228027A (ja) 1989-09-12
US4943913A (en) 1990-07-24
EP0327852A2 (en) 1989-08-16
EP0327852A3 (en) 1992-03-18

Similar Documents

Publication Publication Date Title
BR8900604A (pt) Metodo para um sistema operacional ter acesso a blocos de controle,instrucoes e dados em um ambiente de espaco enderecavel multiplo
BR8900567A (pt) Mecanismo e metodo de controle de dominio de capacidade em um sistema de computador
BR8901130A (pt) Metodo para controlar a seguranca de informacoes sensiveis
BR9405190A (pt) Sistemas e método de controle de acesso
DE68923627D1 (de) Steuerungsverfahren und -vorrichtung für Nullursprungsdatenräume.
DE68928602D1 (de) Datenübertragungssteuerungsverfahren
BR8107852A (pt) Caixa de controle portatil e sistema de controle numerico por computador para maquinas operatrizes
DE3678786D1 (de) Verfahren zum ueberfuehren von unbefugtem rechnerzugriff.
BR9307500A (pt) Sistema de controle de acesso seguro
DE69226386T2 (de) Zugriffsteuerung in einem verteilten Rechnersystem
BR9000864A (pt) Terminal de controle de processos,processo para exibicao de informacoes de controle de processo,terminal de computador,sistema de computador e processo para permitir que um operador se inscreva em um terminal de computador automaticamente
BR8502966A (pt) Sistema de controle de acesso de memoria
BR8903161A (pt) Sistema de armazenamento em memoria cache e sistema de processamento de dados
BR8406678A (pt) Sistema processador de dados incluindo uma pluralidade de sistemas multiprocessadores e processo para processamento de dados em uma unidade de controle de memoria fornecida em um sistema multiprocessador
BR7902170A (pt) Circuitos e metodos para controle multiplo em sistemas de processamento de dados
DE68927086D1 (de) Datenvereinheitlichungssystem und -methode
BR8707421A (pt) Sistema para controlar o acesso a uma memoria de informacoes
BR8903786A (pt) Recurso de referencia virtual,metodo de gerenciamento de objetos de dados e metodo de recuperacao de dados
DE68919539D1 (de) Datenverarbeitungssystem mit Zugriffsquellen von verschiedenem Durchsatz.
DE68918714D1 (de) Spurzugangsregelsystem.
BR9000887A (pt) Processo para controlar transferencias de dados inter-dutos em um sistema de processamento de dados
BR8907498A (pt) Sistema para controle de processo baseado em controle centralizado
BR8601026A (pt) Aparelho de gerenciamento de dados para sistema automatico de controle de voo
BR9006026A (pt) Metodo e sistema de processamento de dados para a modificacao seletiva de dados armazenados em meio de armazenamento principal
BR8700027A (pt) Aparelho e metodo para protecao de dados em um sistema de processamento de dados de multiprogramacao

Legal Events

Date Code Title Description
FB36 Technical and formal requirements: requirement - article 36 of industrial property law
FA8 Dismissal: dismissal - article 36, par. 1 of industrial property law