BR8106954A - Controlador de memoria - Google Patents

Controlador de memoria

Info

Publication number
BR8106954A
BR8106954A BR8106954A BR8106954A BR8106954A BR 8106954 A BR8106954 A BR 8106954A BR 8106954 A BR8106954 A BR 8106954A BR 8106954 A BR8106954 A BR 8106954A BR 8106954 A BR8106954 A BR 8106954A
Authority
BR
Brazil
Prior art keywords
memory controller
controller
memory
Prior art date
Application number
BR8106954A
Other languages
English (en)
Portuguese (pt)
Inventor
Robert B Johnson
Chester M Nibby Jr
Original Assignee
Honeywell Inf Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems filed Critical Honeywell Inf Systems
Publication of BR8106954A publication Critical patent/BR8106954A/pt

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1642—Handling requests for interconnection or transfer for access to memory bus based on arbitration with request queuing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Signal Processing (AREA)
  • Dram (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Multi Processors (AREA)
BR8106954A 1980-10-31 1981-10-27 Controlador de memoria BR8106954A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/202,821 US4451880A (en) 1980-10-31 1980-10-31 Memory controller with interleaved queuing apparatus

Publications (1)

Publication Number Publication Date
BR8106954A true BR8106954A (pt) 1982-07-13

Family

ID=22751401

Family Applications (1)

Application Number Title Priority Date Filing Date
BR8106954A BR8106954A (pt) 1980-10-31 1981-10-27 Controlador de memoria

Country Status (12)

Country Link
US (1) US4451880A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0051426A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS57120164A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR (1) KR860000986B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU551810B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
BR (1) BR8106954A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1172771A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
ES (1) ES8303746A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FI (1) FI77124C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
MX (1) MX151385A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
PH (1) PH18137A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
YU (1) YU43047B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4558429A (en) * 1981-12-17 1985-12-10 Honeywell Information Systems Inc. Pause apparatus for a memory controller with interleaved queuing apparatus
JPS6025853A (ja) * 1983-07-22 1985-02-08 Nippon Seiko Kk 電気式動力舵取装置
JPS6025854A (ja) * 1983-07-22 1985-02-08 Nippon Seiko Kk 電気式動力舵取装置
CA1221464A (en) * 1983-12-26 1987-05-05 Hidehiko Nishida Data processor system having improved data throughput of multiprocessor system
JPH0331665Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1984-09-05 1991-07-04
CA1286412C (en) * 1986-01-29 1991-07-16 Digital Equipment Corporation Apparatus and method for providing distributed control in a main memory unit of a data processing system
US4937770A (en) * 1986-02-07 1990-06-26 Teradyne, Inc. Simulation system
US5327542A (en) * 1987-09-30 1994-07-05 Mitsubishi Denki Kabushiki Kaisha Data processor implementing a two's complement addressing technique
US5471637A (en) * 1988-12-30 1995-11-28 Intel Corporation Method and apparatus for conducting bus transactions between two clock independent bus agents of a computer system using a transaction by transaction deterministic request/response protocol and burst transfer
US5363486A (en) * 1989-11-13 1994-11-08 Zenith Data Systems Corporation Variable size queue circuit for buffering data transfers from a processor to a memory
US6807609B1 (en) * 1989-12-04 2004-10-19 Hewlett-Packard Development Company, L.P. Interleaving read and write operations on a bus and minimizing buffering on a memory module in a computer system
US5265229A (en) * 1990-07-02 1993-11-23 Digital Equipment Corporation Single load, multiple issue queue with error recovery capability
CA2051222C (en) * 1990-11-30 1998-05-05 Pradeep S. Sindhu Consistent packet switched memory bus for shared memory multiprocessors
GB2272315B (en) * 1991-07-02 1995-10-04 Intel Corp Asynchronous modular bus architecture with burst capability
FR2695227B1 (fr) * 1992-09-02 1994-10-14 Aton Systemes Procédé pour le transfert entrelacé des données entre la mémoire d'un ordinateur et un équipement périphérique constitué d'un système de gestion et de plusieurs unités de stockage.
DE19503022A1 (de) * 1994-04-08 1995-10-12 Hewlett Packard Co Master/Slave-Buskonfiguration für schnelle erweiterbare Speichersysteme
US6295586B1 (en) * 1998-12-04 2001-09-25 Advanced Micro Devices, Inc. Queue based memory controller
US6557090B2 (en) * 2001-03-09 2003-04-29 Micron Technology, Inc. Column address path circuit and method for memory devices having a burst access mode
US20040054864A1 (en) * 2002-09-13 2004-03-18 Jameson Neil Andrew Memory controller
US7461218B2 (en) * 2005-06-29 2008-12-02 Intel Corporation Size-based interleaving in a packet-based link
CN101432061B (zh) 2006-04-28 2012-09-26 旭化成化学株式会社 气体分离膜
US9268720B2 (en) 2010-08-31 2016-02-23 Qualcomm Incorporated Load balancing scheme in multiple channel DRAM systems
WO2022225788A1 (en) * 2021-04-21 2022-10-27 Rambus Inc. Integrated circuit memory devices with unidirectional ports for concurrent interface operations

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3735354A (en) * 1972-04-07 1973-05-22 Sperry Rand Corp Multiplexed memory request interface
US3961312A (en) * 1974-07-15 1976-06-01 International Business Machines Corporation Cycle interleaving during burst mode operation
US4000485A (en) * 1975-06-30 1976-12-28 Honeywell Information Systems, Inc. Data processing system providing locked operation of shared resources
US4151598A (en) * 1978-03-27 1979-04-24 Honeywell Information Systems Inc. Priority assignment apparatus for use in a memory controller
US4281381A (en) * 1979-05-14 1981-07-28 Bell Telephone Laboratories, Incorporated Distributed first-come first-served bus allocation apparatus

Also Published As

Publication number Publication date
US4451880A (en) 1984-05-29
YU258081A (en) 1983-12-31
JPS57120164A (en) 1982-07-27
ES506564A0 (es) 1983-02-01
ES8303746A1 (es) 1983-02-01
EP0051426A1 (en) 1982-05-12
FI77124C (fi) 1989-01-10
KR830008242A (ko) 1983-11-16
KR860000986B1 (ko) 1986-07-24
JPH039495B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-02-08
MX151385A (es) 1984-11-13
CA1172771A (en) 1984-08-14
FI77124B (fi) 1988-09-30
AU7690381A (en) 1982-05-06
FI813266L (fi) 1982-05-01
AU551810B2 (en) 1986-05-15
PH18137A (en) 1985-04-03
YU43047B (en) 1989-02-28

Similar Documents

Publication Publication Date Title
FI814075L (fi) Filterenhet
BR8106954A (pt) Controlador de memoria
BE887534A (fr) Sandwichpaneelelement
FI811094L (fi) Stoevellaest
DK358081A (da) Maerkeseddelfrefoeringsstyreapparat
DK226281A (da) Taktstyret paafyldningsmaskine
IT1153668B (it) Organizzazione di memoria di controllo
DK205481A (da) Fyringsregulator
DK171781A (da) Termostat
JPS5754202A (ja) Bunsankokashitahatsukinkaranaruhanseihinoseizosuruhoho
BE889796A (nl) Thermostaat
JPS5754496A (ja) Tagainisotaitekiniundosuru2tsunobuzaiosenkaikanoniketsugosuruketsugosochi
BE887835A (fr) Fluidumsysteem
FI812028L (fi) Glidbrytare
ATA54581A (de) Drehfuehler
JPS5736571A (ja) Denkishimakisen
FI811154L (fi) Automatiskt reglerbar turboaccelerator
JPS5736285A (ja) Akoodeionmajikirisochi
BR6100837U (pt) Controlador eletromecanico de nivel
BR6001396U (pt) Guarnicao de regulagem
FI802436A7 (fi) Spaerranordning
ATA591480A (de) Schneeraeumgeraet
BR6001190U (pt) Album de memorias
BR6000287U (pt) Jogo de palavras
BR8002302A (pt) Jogo de palavras

Legal Events

Date Code Title Description
B21A Patent or certificate of addition expired [chapter 21.1 patent gazette]

Free format text: PATENTE EXTINTA EM 27/10/96