BR112018015837A2 - motor criptográfico em linha (ice) para sistemas de expresso de interconexão de componente periférico (pcie) - Google Patents

motor criptográfico em linha (ice) para sistemas de expresso de interconexão de componente periférico (pcie)

Info

Publication number
BR112018015837A2
BR112018015837A2 BR112018015837A BR112018015837A BR112018015837A2 BR 112018015837 A2 BR112018015837 A2 BR 112018015837A2 BR 112018015837 A BR112018015837 A BR 112018015837A BR 112018015837 A BR112018015837 A BR 112018015837A BR 112018015837 A2 BR112018015837 A2 BR 112018015837A2
Authority
BR
Brazil
Prior art keywords
pcie
ice
peripheral component
component interconnect
cryptographic engine
Prior art date
Application number
BR112018015837A
Other languages
English (en)
Inventor
Shacham Assaf
Skulsky Eyal
Yohai Yifrach Shaul
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR112018015837A2 publication Critical patent/BR112018015837A2/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • G06F13/1673Details of memory controller using buffers
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1408Protection against unauthorised use of memory or access to memory by using cryptography
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1458Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1466Key-lock mechanism
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/60Protecting data
    • G06F21/602Providing cryptographic facilities or services
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/82Protecting input, output or interconnection devices
    • G06F21/85Protecting input, output or interconnection devices interconnection devices, e.g. bus-connected or in-line devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/40Specific encoding of data in memory or cache
    • G06F2212/402Encrypted data

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • General Health & Medical Sciences (AREA)
  • Health & Medical Sciences (AREA)
  • Bioethics (AREA)
  • Storage Device Security (AREA)
  • Information Transfer Systems (AREA)

Abstract

aspectos revelados na descrição detalhada incluem motor criptográfico em linha (ice) para expresso de interconexão de componente periférico (pcie). a esse respeito, em um aspecto, um ice é fornecido em um complexo de raiz (rc) pcie em um sistema host. o rc pcie é configurado para receber ao menos um pacote de camada de transporte (tlp), que inclui um prefixo de tlp, de um dispositivo de armazenagem. em um exemplo não limitador, o prefixo de tlp inclui informações específicas de transação que podem ser usadas pelo ice para fornecer criptografia e decriptografia de dados. por fornecer o ice no rc pcie e receber as informações específicas de transação no prefixo tlp, é possível criptografar e decriptografar dados no rc pcie em conformidade com padrões estabelecidos, desse modo assegurando proteção adequada durante troca de dados entre o rc pcie e o dispositivo de armazenagem.
BR112018015837A 2016-02-03 2016-12-28 motor criptográfico em linha (ice) para sistemas de expresso de interconexão de componente periférico (pcie) BR112018015837A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/014,158 US10157153B2 (en) 2016-02-03 2016-02-03 Inline cryptographic engine (ICE) for peripheral component interconnect express (PCIe) systems
PCT/US2016/068865 WO2017136069A1 (en) 2016-02-03 2016-12-28 Inline cryptographic engine (ice) for peripheral component interconnect express (pcie) systems

Publications (1)

Publication Number Publication Date
BR112018015837A2 true BR112018015837A2 (pt) 2018-12-26

Family

ID=57838516

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112018015837A BR112018015837A2 (pt) 2016-02-03 2016-12-28 motor criptográfico em linha (ice) para sistemas de expresso de interconexão de componente periférico (pcie)

Country Status (7)

Country Link
US (1) US10157153B2 (pt)
EP (1) EP3405876B1 (pt)
JP (1) JP2019505924A (pt)
KR (1) KR20180108623A (pt)
CN (1) CN108604214B (pt)
BR (1) BR112018015837A2 (pt)
WO (1) WO2017136069A1 (pt)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9640108B2 (en) 2015-08-25 2017-05-02 X-Celeprint Limited Bit-plane pulse width modulated digital display system
US10832609B2 (en) 2017-01-10 2020-11-10 X Display Company Technology Limited Digital-drive pulse-width-modulated output system
TWI673991B (zh) * 2017-11-20 2019-10-01 財團法人工業技術研究院 金鑰儲存裝置、金鑰儲存裝置之交易方法、交易系統及交易方法
US20200387470A1 (en) * 2018-03-30 2020-12-10 Intel Corporation Pci express chain descriptors
US11743240B2 (en) * 2019-03-08 2023-08-29 Intel Corporation Secure stream protocol for serial interconnect
DE102019128528A1 (de) 2019-10-22 2021-04-22 Infineon Technologies Ag Datenkryptografievorrichtungen und speichersysteme
EP4084423A4 (en) * 2020-01-22 2023-01-11 Huawei Technologies Co., Ltd. METHOD AND DEVICE FOR DATA TRANSMISSION ON PCIE BASE
US11809611B2 (en) 2020-02-24 2023-11-07 Microsoft Technology Licensing, Llc Protecting device detachment with bus encryption
US11575505B2 (en) 2020-07-27 2023-02-07 Samsung Electronics Co., Ltd. Systems, methods, and devices for key per input/output security
WO2022132184A1 (en) * 2020-12-20 2022-06-23 Intel Corporation System, method and apparatus for total storage encryption
US11782127B2 (en) 2021-02-05 2023-10-10 Nxp Usa, Inc. Stop criterion for greedy target detection algorithms in radar applications using sparse phased arrays
KR102496994B1 (ko) * 2021-03-23 2023-02-09 에스케이하이닉스 주식회사 PCIe 인터페이스 장치 및 그 동작 방법
KR102521902B1 (ko) 2021-03-23 2023-04-17 에스케이하이닉스 주식회사 PCIe 인터페이스 장치 및 그 동작 방법
KR102529761B1 (ko) 2021-03-18 2023-05-09 에스케이하이닉스 주식회사 PCIe 디바이스 및 그 동작 방법
US11567676B2 (en) * 2021-04-30 2023-01-31 Nxp B.V. Inline encryption/decryption for a memory controller
US11874776B2 (en) 2021-06-25 2024-01-16 Intel Corporation Cryptographic protection of memory attached over interconnects
CN113626838A (zh) * 2021-07-19 2021-11-09 杭州加速科技有限公司 一种基于pcie的分块加密存储方法和装置
US11620184B2 (en) 2021-08-16 2023-04-04 Nxp B.V. Runtime integrity checking for a memory system
WO2024102225A1 (en) * 2022-11-09 2024-05-16 Qualcomm Incorporated Inline encryption solution for nonvolatile memory express (nvme) storage devices

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8281084B2 (en) * 2003-01-13 2012-10-02 Emlilex Design & Manufacturing Corp. Method and interface for access to memory within a first electronic device by a second electronic device
US7103064B2 (en) * 2003-01-21 2006-09-05 Nextio Inc. Method and apparatus for shared I/O in a load/store fabric
JP2006352676A (ja) * 2005-06-17 2006-12-28 Toshiba Corp 情報処理装置およびその制御方法
WO2008070173A1 (en) * 2006-12-06 2008-06-12 Fusion Multisystems, Inc. (Dba Fusion-Io) Apparatus, system, and method for solid-state storage as cache for high-capacity, non-volatile storage
JP4347350B2 (ja) * 2007-02-15 2009-10-21 富士通株式会社 データ暗号転送装置、データ復号転送装置、データ暗号転送方法およびデータ復号転送方法
JP2010147572A (ja) * 2008-12-16 2010-07-01 Fuji Xerox Co Ltd 情報処理装置、情報処理プログラム、及び情報通信システム
KR101601790B1 (ko) * 2009-09-22 2016-03-21 삼성전자주식회사 암호키 선택장치를 구비하는 스토리지 시스템 및 암호 키 선택방법
US9218278B2 (en) * 2010-12-13 2015-12-22 SanDisk Technologies, Inc. Auto-commit memory
IL210169A0 (en) * 2010-12-22 2011-03-31 Yehuda Binder System and method for routing-based internet security
US8832331B2 (en) 2011-08-29 2014-09-09 Ati Technologies Ulc Data modification for device communication channel packets
US9152825B2 (en) 2012-02-29 2015-10-06 Apple Inc. Using storage controller bus interfaces to secure data transfer between storage devices and hosts
US8996881B2 (en) * 2012-04-23 2015-03-31 International Business Machines Corporation Preserving redundancy in data deduplication systems by encryption
US20140281099A1 (en) 2013-03-14 2014-09-18 Broadcom Corporation METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR CONTROLLING FLOW OF PCIe TRANSPORT LAYER PACKETS
US9411762B2 (en) * 2013-03-15 2016-08-09 Intel Corporation Method and system for platform management messages across peripheral component interconnect express (PCIe) segments
US20140310536A1 (en) * 2013-04-16 2014-10-16 Qualcomm Incorporated Storage device assisted inline encryption and decryption
US9075557B2 (en) * 2013-05-15 2015-07-07 SanDisk Technologies, Inc. Virtual channel for data transfers between devices
US9256551B2 (en) 2013-08-09 2016-02-09 Apple Inc. Embedded encryption/secure memory management unit for peripheral interface controller
WO2015155997A1 (ja) * 2014-04-11 2015-10-15 日本電気株式会社 設定装置、制御装置、設定方法及びネットワークスイッチ
US9749319B2 (en) * 2015-05-20 2017-08-29 Google Inc. Address validation using signatures
US10013579B2 (en) * 2015-12-23 2018-07-03 Intel Corporation Secure routing of trusted software transactions in unsecure fabric

Also Published As

Publication number Publication date
EP3405876A1 (en) 2018-11-28
US20170220494A1 (en) 2017-08-03
CN108604214B (zh) 2021-07-20
WO2017136069A1 (en) 2017-08-10
CN108604214A (zh) 2018-09-28
EP3405876B1 (en) 2019-12-11
US10157153B2 (en) 2018-12-18
JP2019505924A (ja) 2019-02-28
KR20180108623A (ko) 2018-10-04

Similar Documents

Publication Publication Date Title
BR112018015837A2 (pt) motor criptográfico em linha (ice) para sistemas de expresso de interconexão de componente periférico (pcie)
BR112016006445A2 (pt) método para proteger mensagens de transação transitando entre um aplicativo móvel em um dispositivo móvel e um gateway (ponte de ligação), e sistema processador de transações
PH12019550067A1 (en) Iot security service
BR112015026372B8 (pt) Dispositivo de comunicação que reforça a segurança para um arquivo armazenado em uma unidade virtual
PH12019550116A1 (en) Addressing a trusted execution environment using encryption key
BR112015028071A2 (pt) sistemas e métodos para comunicação segura
WO2016053405A3 (en) Encryption method for execute-in-place memories
BRPI0812724B1 (pt) criptografia da mensagem de enlace ascendente programada em procedimento de acesso aleatório
WO2017062128A3 (en) Technologies for end-to-end biometric-based authentication and platform locality assertion
WO2015178987A3 (en) Cryptographic protection of information in a processing system
WO2015177647A3 (en) Technologies for protecting systems and data to prevent cyber-attacks
JP2016517241A5 (pt)
WO2008008623A3 (en) Systems and techniques for datapath security in a system-on-a-chip device
BR112017011807A2 (pt) método e sistema para estacionamento legal
WO2011083343A3 (en) System and method of enforcing a computer policy
RU2018141237A (ru) Использование аппаратно-обеспечиваемой защищенной изолированной области для предотвращения пиратства и мошенничества в электронных устройствах
JP2017524287A5 (pt)
CO2019007875A2 (es) Direccionamiento de un entorno de ejecución confiable utilizando clave de firma
WO2010026561A3 (en) An appliance, system, method and corresponding software components for encrypting and processing data
WO2008110791A3 (en) Verification of movement of items
BR112018000325A2 (pt) separação de módulos de software por gerenciamento de chave de criptografia controlado
WO2008087640A3 (en) Secure archive
BR112015027098A2 (pt) método para conteúdo de mídia de linha d'água e sistema para implementar esse método
BR112016016861A2 (pt) Extração de chave durante inicialização segura
BR112012010553A2 (pt) método para interação segura com um módulo de segurança, dispositivo final e sistema.

Legal Events

Date Code Title Description
B08F Application fees: application dismissed [chapter 8.6 patent gazette]

Free format text: REFERENTE A 3A ANUIDADE.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2556 DE 31/12/2019.

B350 Update of information on the portal [chapter 15.35 patent gazette]