BR112016026264A2 - sistema e método dos mesmos para otimizar o tempo de inicialização de computadores com múltiplas cpus. - Google Patents

sistema e método dos mesmos para otimizar o tempo de inicialização de computadores com múltiplas cpus.

Info

Publication number
BR112016026264A2
BR112016026264A2 BR112016026264A BR112016026264A BR112016026264A2 BR 112016026264 A2 BR112016026264 A2 BR 112016026264A2 BR 112016026264 A BR112016026264 A BR 112016026264A BR 112016026264 A BR112016026264 A BR 112016026264A BR 112016026264 A2 BR112016026264 A2 BR 112016026264A2
Authority
BR
Brazil
Prior art keywords
optimize
computers
startup time
multiple cpus
cpus
Prior art date
Application number
BR112016026264A
Other languages
English (en)
Other versions
BR112016026264B1 (pt
Inventor
Shahi Aman
Sanil Kumar Divakaran Nair
Das Shayori
Original Assignee
Huawei Tech Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Tech Co Ltd filed Critical Huawei Tech Co Ltd
Publication of BR112016026264A2 publication Critical patent/BR112016026264A2/pt
Publication of BR112016026264B1 publication Critical patent/BR112016026264B1/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • G06F9/4405Initialisation of multiprocessor systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/48Program initiating; Program switching, e.g. by interrupt
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/48Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806Task transfer initiation or dispatching
    • G06F9/4843Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/48Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806Task transfer initiation or dispatching
    • G06F9/4843Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
BR112016026264-6A 2014-05-09 2014-10-29 Método implementado por computador para otimizar um tempo de inicialização de um sistema de computador e sistema de computador BR112016026264B1 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
ININ2355/CHE/2014 2014-05-09
IN2355CH2014 2014-05-09
PCT/CN2014/089760 WO2015169068A1 (en) 2014-05-09 2014-10-29 System and method thereof to optimize boot time of computers having multiple cpus

Publications (2)

Publication Number Publication Date
BR112016026264A2 true BR112016026264A2 (pt) 2018-08-07
BR112016026264B1 BR112016026264B1 (pt) 2022-01-18

Family

ID=54392090

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112016026264-6A BR112016026264B1 (pt) 2014-05-09 2014-10-29 Método implementado por computador para otimizar um tempo de inicialização de um sistema de computador e sistema de computador

Country Status (5)

Country Link
US (1) US9639374B2 (pt)
EP (1) EP2962192B1 (pt)
BR (1) BR112016026264B1 (pt)
TW (1) TWI550514B (pt)
WO (1) WO2015169068A1 (pt)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016118171A1 (en) * 2015-01-23 2016-07-28 Hewlett-Packard Development Company, L.P. Initialize port
JP6832291B2 (ja) * 2015-10-23 2021-02-24 オラクル・インターナショナル・コーポレイション アプリケーションサーバを並列起動するためのシステムおよび方法
KR102447854B1 (ko) * 2016-02-29 2022-09-27 삼성전자주식회사 전자 장치 및 이의 부팅 방법
US10437604B2 (en) * 2016-02-29 2019-10-08 Samsung Electronics Co., Ltd. Electronic apparatus and booting method thereof
CN106951264A (zh) * 2017-03-28 2017-07-14 上海与德科技有限公司 一种开机时间优化方法和装置
US20180365425A1 (en) * 2017-06-15 2018-12-20 Qualcomm Incorporated Systems and methods for securely booting a system on chip via a virtual collated internal memory pool
US10402567B2 (en) 2017-06-25 2019-09-03 Microsoft Technology Licensing, Llc Secure boot for multi-core processor
US10708061B2 (en) * 2017-06-25 2020-07-07 Microsoft Technology Licensing, Llc Secure key storage for multi-core processor
US10503892B2 (en) 2017-06-25 2019-12-10 Microsoft Technology Licensing, Llc Remote attestation for multi-core processor
WO2019066780A1 (en) * 2017-09-26 2019-04-04 Intel Corporation METHODS AND APPARATUS FOR REDUCING BOOT TIME IN A PROCESSOR AND PROGRAMMABLE LOGIC DEVICE ENVIRONMENT
CN108376087B (zh) * 2018-03-09 2020-11-20 联想(北京)有限公司 一种电子设备的启动控制方法、装置及服务器
CN112684974B (zh) * 2019-10-18 2024-04-16 伊姆西Ip控股有限责任公司 用于作业管理的方法、设备和计算机程序产品
GB2597082B (en) * 2020-07-14 2022-10-12 Graphcore Ltd Hardware autoloader
CN111736904B (zh) * 2020-08-03 2020-12-08 北京灵汐科技有限公司 多任务并行处理方法、装置、计算机设备及存储介质
CN115291957B (zh) * 2022-10-08 2022-12-30 北京大禹智芯科技有限公司 多处理器主板的初始化方法和装置

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6158000A (en) * 1998-09-18 2000-12-05 Compaq Computer Corporation Shared memory initialization method for system having multiple processor capability
US6336185B1 (en) * 1998-09-24 2002-01-01 Phoenix Technologies Ltd. Use of other processors during BIOS boot sequence to minimize boot time
US6732264B1 (en) 1999-12-14 2004-05-04 Intel Corporation Multi-tasking boot firmware
TW482960B (en) * 2000-06-23 2002-04-11 Inventec Corp Method for preventing process contradiction between each processors in a multi-processor computer
US20030009508A1 (en) * 2001-06-26 2003-01-09 Troia Terry A. Method and system for providing processor task scheduling
US7181609B2 (en) 2003-08-15 2007-02-20 Intel Corporation System and method for accelerated device initialization
CN100422935C (zh) * 2005-11-08 2008-10-01 河南科技大学 一种基于网络的虚拟多处理器系统及处理方法
US20070204271A1 (en) * 2006-02-28 2007-08-30 Andrew Gaiarsa Method and system for simulating a multi-CPU/multi-core CPU/multi-threaded CPU hardware platform
US7987336B2 (en) 2008-05-14 2011-07-26 International Business Machines Corporation Reducing power-on time by simulating operating system memory hot add
US8307198B2 (en) * 2009-11-24 2012-11-06 Advanced Micro Devices, Inc. Distributed multi-core memory initialization
US8368702B2 (en) * 2010-01-06 2013-02-05 Apple Inc. Policy-based switching between graphics-processing units
CN101794239B (zh) * 2010-03-16 2012-11-14 浙江大学 一种基于数据流模型的多处理器任务调度管理方法
US10795722B2 (en) * 2011-11-09 2020-10-06 Nvidia Corporation Compute task state encapsulation
US20130198760A1 (en) * 2012-01-27 2013-08-01 Philip Alexander Cuadra Automatic dependent task launch
WO2014139177A1 (en) 2013-03-15 2014-09-18 Huawei Technologies Co., Ltd. Booting method for computer system with multiple central processing units

Also Published As

Publication number Publication date
BR112016026264B1 (pt) 2022-01-18
EP2962192A1 (en) 2016-01-06
US20150339129A1 (en) 2015-11-26
TW201546715A (zh) 2015-12-16
TWI550514B (zh) 2016-09-21
US9639374B2 (en) 2017-05-02
EP2962192A4 (en) 2016-04-06
WO2015169068A1 (en) 2015-11-12
EP2962192B1 (en) 2017-12-06

Similar Documents

Publication Publication Date Title
BR112016026264A2 (pt) sistema e método dos mesmos para otimizar o tempo de inicialização de computadores com múltiplas cpus.
DK3241418T3 (da) Varmebortledningssystemer og -fremgangsmåder til datacenter
BR112016016831A2 (pt) método implementado por computador, sistema incluindo memória e um ou mais processadores, e meio legível por computador não transitório
BR112016022222A2 (pt) aparelho, sistema e método para detonação
BR112016026699A2 (pt) Métodos para tratar infecções micobacterianas não tuberculosas pulmonares
BR112016014598A2 (pt) método, sistema, e produto de programa de computador
BR112016030439A2 (pt) ácidos nucléicos para o tratamento de alergias ao amendoim.
BR112017025430A2 (pt) método, uso de um produto, produto de programa de computador e sistema
BR112017004213A2 (pt) sistema e método de rastreamento de sensores múltiplos.
BR112017010463A2 (pt) sistema e método para temporizar detecção de entrada, renderização, e exibição para minimizar latência
BR112017026559A2 (pt) ceratoprótese e usos dos mesmos.
BR112017018057A2 (pt) invólucro de acesso, sistema de acesso e métodos relacionados
DK3172708T3 (da) Billetudstedelsesfremgangsmåde og -system
DK2980351T3 (da) Telemetry system and method of operating the same
DK3119886T3 (da) Kopiantalsbevarende RNA-analysefremgangsmåde
BR112017008674A2 (pt) método de processamento de solicitação de gravação, processador, e computador
BR112017015618A2 (pt) inibidores de mir-92 e usos destes.
BR112016026143A2 (pt) os métodos e composições compreendendo ácido 10-hidroxi-2-decenóico.
BR112017005252A2 (pt) método para detecção de molécula alvo e kit para utilização no referido método.
BR112018002054A2 (pt) sistema, sistema de criação de website, e método
JP2018045457A5 (ja) コンピュータシステム及びプログラム
ITUA20162108A1 (it) Sistema strutturale portante e relativo metodo di realizzazione
ITUA20162953A1 (it) Sistema informatico per la generazione di dati visivi e/o sonori certificati.
BR112017003358A2 (pt) sistema motor e sistema para gerar vácuo.
BR112017014359A2 (pt) método e aparelho para detectar conflito de transação e sistema de computador.

Legal Events

Date Code Title Description
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 29/10/2014, OBSERVADAS AS CONDICOES LEGAIS.